

Anna Wang

U.S. Citizen | afwang@andrew.cmu.edu | 508-654-9480 | <https://annawang22.github.io/>

Education

Carnegie Mellon University
B.S. in Electrical and Computer Engineering **GPA:** 3.71/4.00
Minor in Neural Computation

Pittsburgh, PA
May 2029

Relevant Courses: Effective Coding with AI, Structure and Design of Digital Systems, Introduction to Probability Theory, Principles of Imperative Computation

Skills

Programming: Python, SystemVerilog, MATLAB, Java, JavaScript

Spoken Languages: English, Mandarin (Chinese), French

Work Experience

Biomedical Functional Imaging and Neuroengineering Laboratory
Brain-Computer Interface Undergraduate Research Assistant

Pittsburgh, PA
Mar 2026 – Present

- Migrated lab's SpeechBCI experimental pipeline from BCI2000 to modular Lab Streaming Layer + PsychoPy stack to support new hardware.
- Designed and built all stimulus frontend logic for data collection sessions currently used in active human subject experiments to train an EEG-to-speech decoder algorithm.
- Contributed to an end-to-end SpeechBCI pipeline to decode EEG signals into natural language using deep learning sequence models.

MIT Lincoln Laboratory
Advanced Concepts & Technologies Intern (Group 39)

Lexington, MA
Jul 2024 – Aug 2024

- Built a 700 Hz Morse code communication system.
- Designed circuits and filters with LTSpice and MATLAB and analyzed signals through an oscilloscope and spectrum analyzer.

Duke Center for Computational Evolutionary Intelligence
Research Intern

Shrewsbury, MA
Jul 2022 – Jun 2025

- Built a 6-layer 1D convolution neural network (CNN) to classify sleep stages to detect sleep disorders achieving ~99% accuracy based on the EEG Sleep EDFX dataset.
- Quantized CNN to 2 bytes & 1 byte achieving ~60% and implemented Quantization-Aware Training.
- Published in IEEE Xplore: **A. Wang**, Q. Huang, Y. Chen, *A Quantized Parsimonious CNN Model for Sleep Polysomnogram Data Streams*.

Project Experience

Image Rendering Tiny GPU
18-240: Structure and Design of Digital Systems Final Project

Jul 2026 – Present

- Designed a RISC-V CPU implementing a multi-cycle FSM with full ALU, branch/jump, and load/store support, verified against 10 test programs on AMD FPGA.
- Refactored the processor into a 32-thread SIMT GPU core with thread-ID divergence and shared memory.
- Developed an AI-assisted toolchain to convert 3D vertex data into GPU instructions and implemented a frame buffer with VGA/HDMI output to render graphics on a physical display.

Activities

15-112 Teaching Assistant, Carnegie Mellon University
Club Tennis Events Chair, Carnegie Mellon University
Asian Student Association, Carnegie Mellon University

Jul 2026 – Present
Sept 2025 – Present
Sept 2025 – Present