

Microprocessor Principles and Applications

Midterm

Name: _____

Fall 2021

ID: _____

The exam is 120 minutes long. The total score is 102pts. Please read questions carefully.

1. Terminologies (32pts)

- (1). Arithmetic-logic unit (ALU)
- (2). Address
- (3). Harvard architecture (Hint: One type of CPU architecture)
- (4). Little endian
- (5). Pipeline
- (6). Program counter (PC)
- (7). Interrupt Address Vector
- (8). Subroutine

2. Assuming signed numbers, find the sign, carry, zero, and overflow flags of: (10pts)

- (1). $03_{16} - 07_{16}$
- (2). $7E_{16} + 7E_{16}$

3. What is the difference between memory mapping in a microcontroller and memory-mapped I/O? (10pts)
Ans: Memory-mapping provides the physical addresses for the microcomputer's main memory while memory-mapped I/O maps port addresses into memory locations.

4. Determine the contents of address 0x23 after assembling the following: (10pts)

(1). ORG 0x20

DB 20H

DB 21H

DB 11H

(2). ORG 0x20

DW 0702H, 123FH, 1110H, 2021H

5. Write a PIC18F assembly language program at address 0x100 to add two 16-bit numbers as follows.

[0x51] [0x50]
PLUS [0x61] [0x60]

[0x61] [0x60]

Assume data registers 0x50 and 0x51 contain low and high bytes of the first 16-bit numbers while data registers 0x60 and 0x61 contain the second 16-bit numbers. Also, assume that data are already loaded into the data registers. (10pts)

6. Assume 2 two's-complement signed numbers, $M=1100_2$ and $Q=0111_2$. Perform signed multiplication. Please write down the details of how you perform the signed multiplication, and clearly show the result of product. (10pts)
7. Write a PIC18F assembly language program at address 0x100 to move a block of 8-bit data of length 10 from the source block (from HIGH to LOW address) starting at data register address 0x55 to the destination block (from LOW to HIGH addresses) starting at data register address 0x30. That is, [0x55] will be moved to [0x30], [0x54] to [0x31], and so on. Assume that data for the source block and the destination block are already stored in data memory addresses. (10pts)
8. Write a PIC18F assembly language program at address 0x100 to multiply an 8-bit unsigned number in data register 0x50 by 16. Store the 8-bit result in WREG. Do not use any multiplication instructions. Use ROTATE instruction. Assume that a '1' is not shifted out of the most significant bit each time after rotating to the left. Also, assume that the 8-bit unsigned number is already loaded into data register 0x40. Write the program using a loop. (10pts)

Appendix: Instruction Sets

Instruction	Example	Operation
ADDLW data8	ADDLW 0x07	[WREG] + 0x07 t [WREG]
ADDWF F, d, a	ADDWF 0x20, W	[WREG] + [0x20] → [WREG]
	ADDWF 0x20, F	[WREG] + [0x20] → [0x20]
ADDWFC F, d, a	ADDWFC 0x40, W	[WREG] + [0x40] + Carry → [WREG]
	ADDWFC 0x40, F	[WREG] + [0x40] + Carry → [0x40]
ANDLW data8	ANDLW 0x02	[WREG] AND 0x02 → [WREG]
ANDWF F, d, a	ANDWF 0x30, W	[WREG] AND [0x30] → [WREG]
	ANDWF 0x30, F	[WREG] AND [0x30] → [0x30]
BC d8	BC START	Branch to START if C = 1 where START is an 8-bit signed #
BCF F, b, a	BCF 0x30, 2 BCF STATUS, C	Clear bit number 2 to 0 in data register 0x30, store result in 0x30 Clear the Carry Flag to 0 in the status register.
BN d8	BN START	Branch to START if N = 1 where START is an 8-bit signed #
BNC d8	BNC START	Branch to START if C = 0 where START is an 8-bit signed #
BNN d8	BNN START	Branch to START if N = 0 where START is an 8-bit signed #
BNOV d8	BNNOV START	Branch to START if OV = 0 where START is an 8-bit signed #
BNZ d8	BNZ START	Branch to START if Z = 0 where START is an 8-bit signed #
BOV d8	BOV START	Branch to START if OV = 1 where START is an 8-bit signed #
BRA d8	BRA START	Branch always to START where START is an 8-bit signed #
BSF F, b, a	BSF 0x20, 7 BSF STATUS, C	Set bit number 7 to 1 in data register 0x20, store result in 0x20. Set the Carry Flag to 1 in the status register.
BTFSC F, b, a	BTFSC 0x50, 3	If bit number 3 in data register 0x50 is 0, skip the next instruction; otherwise, the next instruction is executed.
BTFSS F, b, a	BTFSS 0x40, 0	If bit number 0 in data register 0x40 is 1, skip the next instruction; otherwise, the next instruction is executed.
BTG F, b, a	BTG 0x20, 2	Invert (ones complement) bit number 2 in data register 0x20.
BZ d8	BZ START	Branch to START if Z = 1 where START is an 8-bit signed #
CALL k, s	CALL BEGIN	This is a two-word instruction. The simplest way to CALL a subroutine is when s = 0 (default); pushes current program counter (PC+4) which is also the return address , and loads PC with BEGIN which is the starting address of the subroutine.
CLRF F, a	CLRF 0x40	Clear the contents of data register to 0.
CLRWDT	CLRWDT	Reset the watchdog timer.
COMF F, d, a	COMF 0x30, F COMF 0x30, W	One's complement each bit of [0x30], and store the result in 0x30. One's complement each bit of [0x30], and store the result in WREG.
CPFSEQ F, a	CPFSEQ 0x30	Unsigned comparison. If [0x30] = [WREG], skip the next instruction; else, the next instruction is executed.
CPFSGT F, a	CPFSGT 0x50	Unsigned comparison. If [0x50] > [WREG], skip the next instruction; else, the next instruction is executed.
CPFSLT F, a	CPFSLT 0x60	Unsigned comparison. If [0x60] < [WREG], skip the next instruction; else, the next instruction is executed.
DAW	DAW	Decimal Adjust [WREG] resulting from earlier addition of two packed BCD digits providing correct packed BCD result.
DECF F, d, a	DECF 0x20, W DECF 0x20, F	Decrement [0x20] by 1, and store result in WREG. Decrement [0x20] by 1, and store result in 0x20.

Instruction	Example	Operation
DECFSZ F, d, a	DECFSZ 0x30, W DECFSZ 0x30, F	Decrement [0x30] by 1, and store result in WREG. If [WREG] = 0, skip the next instruction; else, execute the next instruction. Decrement [0x30] by 1, and store the result in 0x30. If [0x30] = 0, skip the next instruction; else, execute the next instruction.
DECFSNZ F, d, a	DECFSNZ 0x50, W DECFSNZ 0x50, F	Decrement [0x50] by 1, and store result in WREG. If [WREG] ≠ 0, skip the next instruction; else, execute the next instruction. Decrement [0x50] by 1, and store the result in 0x50. If [0x50] ≠ 0, skip the next instruction; else, execute the next instruction.
GOTO k	GOTO START	Unconditional branch to address START.
INCF F, d, a	INCF 0x20, W INCF 0x20, F	Increment [0x20] by 1, and store result in WREG. Increment [0x20] by 1, and store result in 0x20.
INCFSZ F, d, a	INCFSZ 0x30, W INCFSZ 0x30, F	Increment [0x30] by 1, and store result in WREG. If [WREG] = 0, skip the next instruction; else, execute the next instruction. Increment [0x30] by 1, and store the result in 0x30. If [0x30] = 0, skip the next instruction; else, execute the next instruction.
INCFSNZ F, d, a	INCFSNZ 0x50, W INCFSNZ 0x50, F	Increment [0x50] by 1, and store result in WREG. If [WREG] ≠ 0, skip the next instruction; else, execute the next instruction. Increment [0x50] by 1, and store the result in 0x50. If [0x50] ≠ 0, skip the next instruction; else, execute the next instruction.
IORLW k	IORLW 0x54	The contents of WREG are logically ORed with 0x54, and the result is stored in WREG.

IORWF F, d, a	IORWF 0x50, W IORWF 0x50, F	The contents of WREG are logically ORed with the contents of 0x50, and the result is stored in WREG. The contents of WREG are logically ORed with the contents of 0x50, and the result is stored in 0x50.
LFSR F, k	LFSR 0, 0x0080	Load 00H into FSR0H, and 80H into FSR0L.
MOVF F, d, a	MOVF 0x30, W MOVF 0x30, F	The contents of 0x30 are loaded into WREG. The contents of 0x30 are copied into 0x30.
MOVFF Fs, Fd	MOVFF 0x50, 0x60	Move [0x50] into [0x60]. The contents of 0x50 are unchanged.
MOVLB k	MOVLFB 0x04	Load BSR with 04H.
MOVLW k	MOVLW 0x21	Load WREG with 21H.
MOVWF F, a	MOVWF 0x50	Move the contents of WREG into 0x50.
MULLW k	MULLW 0xF1	[WREG] x FIH → [PRODH]; [PRODL]; unsigned multiplication.
MULWF F, a	MULWF 0x30	[WREG] x [0x30] → [PRODH]; [PRODL]; unsigned multiplication.
NEGF F, a	NEGF 0x20	Negate the contents of 0x20 using two's complement.
NOP	NOP	No Operation.
POP	POP	Discard top of stack pointed by SP, and decrement PC by 1.
PUSH	PUSH	Push or write PC onto the stack, and increment SP by 1.
RCALL n	RCALL START	Relative subroutine CALL. One-word instruction. Pushes PC+2 onto the hardware stack. START is an 11-bit signed number. Jumps to a subroutine located at an address (PC +2) + 2 x START.
RESET	RESET	Reset all registers and flags that are affected by a MCLR reset.
RETFIE	RETFIE	Return from Interrupt.
RETLW k	RETLW k	WREG is loaded with the 8-bit literal k, and PC is loaded with the return address from the top of stack.
RETURN	RETURN	Return from subroutine.

Instruction	Example	Operation
RLCF F, d, a	RLCF 0x20, W RLCF 0x20, F	Rotate [0x20] once to the left through Carry. Store result in WREG. Rotate [0x20] once to the left through Carry. Store result in register 0x20.
RLNCF F, d, a	RLNCF 0x30, W RLNCF 0x30, F	Rotate [0x30] once to the left without Carry. Store result in WREG. Rotate [0x30] once to the left without Carry. Store result in register 0x30.
RRCF F, d, a	RRCF 0x50, W RRCF 0x50, F	Rotate [0x50] once to the right through Carry. Store result in WREG. Rotate [0x50] once to the right through Carry. Store result in register 0x50.
RRNCF F, d, a	RRNCF 0x60, W RRNCF 0x60, F	Rotate [0x60] once to the right without Carry. Store result in WREG. Rotate [0x60] once to the right without Carry. Store result in register 0x60.
SETE F, a	SETE 0x30	The contents of 0x30 are set to 1's.
SLEEP	SLEEP	Enter Sleep mode.
SUBFWB F, d, a	SUBFWB 0x20, W SUBFWB 0x20, F	[WREG] – [0x20] – Carry → [WREG] [WREG] – [0x20] – Carry → [0x20]
SUBLW k	SUBLW 0x05	[0x05] – [WREG] → [WREG]
SUBWF F, d, a	SUBWF 0x50, W SUBWF 0x50, F	[0x50] – [WREG] → [WREG] [0x50] – [WREG] → [0x50]
SUBWFB F, d, a	SUBWFB 0x32, W SUBWFB 0x32, F	[0x32] – [WREG] – Carry → [WREG] [0x32] – [WREG] – Carry → [0x32]
SWAPF F, d, a	SWAPF 0x30, W SWAPF 0x30, F	The upper and lower 4 bits of register 0x30 are exchanged. The result is stored in WREG. The upper and lower 4 bits of register 0x30 are exchanged. The result is stored in register 0x30.
TBLRD	TBLRD	Table Read.
TBLWT	TBLWT	Table Write.
TSYFSZ F, a	TSYFSZ 0x50	If [0x50] = 0, skip the next instruction; else, execute the next instruction.
XORLW k	XORLW 0xF2	[WREG] XOR F2H → [WREG]
XORWF F, d, a	XORWF 0x30, W XORWF 0x30, F	[WREG] XOR [0x30] → [WREG] [WREG] XOR [0x30] → [0x30]