LAB - 02

陳培殷

國立成功大學 資訊工程系



Outline (10/14)

- ■期中考規則說明
- Lab2-1
- Lab2-2 (Half adder)
- Lab2-3 (Comparator)

期中考規則說明


- 考試日期:
 - □ 10/21(四) 9:10-10:00
 - 10/21(四) 10:10-11:00
 - □ 10/21(四) 11:10-12:00
 - □ 10/21(四) 19:10-20:00
 - □ 10/21(四) 20:10-21:00
- 考試方式:以個人為單位
- 考試時間:50 min
- 補充:
 - □ 不可使用電腦,但可攜帶1張A4的參考資料

Three representations for a circuit

1. Boolean Algebra

$$F_1 = x + y'z$$

3. Circuit Diagram



2. Truth Table 真值表

n input variables \rightarrow 2ⁿ combinations

	n	p	u	ts
--	---	---	---	----

Χ	у	Z	y'	y'z	F_1	
0	0	0	1	0	0	
0	0	1	1	1	1	
0	1	0	0	0	0	
0	1	1	0	0	0	
1	0	0	1	0	1	
1	0	1	1	1	1	
1	1	0	0	0	1	
1	1	1	0	0	1	
			l			

Equipment

Names	Amount
Solerless Breadboard	×1
74LS00	×1
74LS04	×1
74LS08	×1
74LS32	x1


Input




Output




Correct VCC: • GND: •







Wrong




Overlap



Correct





VCC: • GND: •





Correct

VCC: • GND: •

















Lab 02-1

Please draw their Truth Tables and implement the circuits with breadboard.

$$F_1(A, B) = (A + B)'(A' + B')$$

$$F_2(A, B) = A' + AB$$

Lab 02-1

•
$$F_1(A, B) = (A + B)'(A' + B')$$

- □ 迪摩根定律(A+B)'(A'+B') → (A'B')(A'+B')
- □ 分配律 (A'B')(A'+B') → A'B'A'+A'B'B'
- □ 等**幂性** A'B'A' + A'B'B' → A'B' + A'B'
- □ 等冪性 A'B' + A'B' → A'B'

化簡前:

A	В	F_1
0	0	1
0	1	0
1	0	0
1	1	0

化簡後:

A	В	F_1
0	0	1
0	1	0
1	0	0
1	1	0

Lab 02-1

$F_2(A, B) = A' + AB$

- □ 迪摩根定律
 A' + AB → A' + (A' + B')'
- □ 迪摩根定律A'+(A'+B')' → (A(A'+B'))'
- □ 分配律 (A(A'+B'))' → (AA'+AB')'
- □ 補數性 (AA'+AB')' → (0+AB')' → (AB')'
- □ 迪摩根定律(AB')' → A' + B

化簡前:

A	В	F_2
0	0	1
0	1	1
1	0	0
1	1	1

化簡後:

A	В	F_2
0	0	1
0	1	1
1	0	0
1	1	1

Lab 02-2 – Half Adder (1/2)

A half adder (HA) consists of two inputs (A and B) and two outputs (Sum and Carry). "A" denotes the summand and "B" is the addend. Sum and Carry mean the output sum and carry for input "A" and "B". The truth table and Boolean algebra for the half adder are as follows.

	Carry	Sum	В	A
C	0	0	0	0
$Carry = A \cdot B$	0	1	1	0
$Sum = \overline{A} \cdot B + A \cdot \overline{B}$	0	1	0	1
	1	0	1	1
F(A, B) = A'B' + A'B + AB' + AB				

Lab 02-2 – Half Adder (2/2)

Please

- (a) draw the circuit diagram of the half adder according to the truth table shown in previous page.
- (b) implement the circuit on the breadboard.

Lab 02-3 – Comparator (1/2)

- There are two inputs denoted as A and B. Both A and B are 1-bit value. A comparator is designed to determine whether A is equal to B or not. The output results are represented with E.
- The function of the comparator is described as follows.

$$\mathsf{E} = \begin{cases} 1 & \text{, if A is equal to B} \\ 0 & \text{, else} \end{cases}$$

Lab 02-3 – Comparator(2/2)

Please

- (a) draw the truth table of the comparator.
- (b) draw the circuit diagram of the comparator.
- (c) implement the circuit on the breadboard.

	F	В	A	
F(A, B) = (A'B') + (AB)	1	0	0	-
	0	1	0	
F(A, B) = A'B' + A'B + AB' + AB	0	0	1	
	1	1	1	