Disclaimer:

1. The solution is just for your reference. They may contain some mistakes. DO TRY to solve the problems by yourself. Please also pay attentions to the course website for the updates.

Selected Question: 5.11.1~5.11.4 and 5.13.1~5.13.5

5.11 As described in Section 5.7, virtual memory uses a page table to track the mapping of virtual addresses to physical addresses. This exercise shows how this table must be updated as addresses are accessed. The following data constitutes a stream of virtual addresses as seen on a system. Assume 4 KiB pages, a 4-entry fully associative TLB, and true LRU replacement. If pages must be brought in from disk, increment the next largest page number.

4669,2227,13916,34587,48870,12608,49225

TLB

Valid	Tag	Physical Page Number
1	11	12
1	7	4
1	3	6
0	4	9

Page table

Valid	Physical Page or in disk
1	5
0	Disk
0	Disk
1	6
1	9
1	11
0	Disk
1	4
0	Disk
0	Disk
1	3
1	12

5.11.1[10] <\\$5.7> Given the address stream shown, and the initial TLB and page table states provided above, show the final state of the system. Also list for each reference if it is a hit in the TLB, a hit in the page table, or a page fault.

5.11.1

A ddragg	Virtual Dags	TLB H/M	TLB			
Address	Virtual Page	ILB H/M	Valid	Tag	Physical Page	
		TID :	1	11	12	
4660	1	TLB miss	1	7	4	
4669	1	PT hit PF	1	3	6	
		Pr	1 (last access 0)	1	13	
			1 (last access 1)	0	5	
2227	0	TLB miss	1	7	4	
2227	0	PT hit	1	3	6	
			1 (last access 0)	1	13	
			1 (last access 1)	0	5	
13916	3	TLB hit	1	7	4	
	3	TLB mit	1 (last access 2)	3	6	
			1 (last access 0)	1	13	
2.4.5.0		TLB miss PT hit	1 (last access 1)	0	5	
	8		1 (last access 3)	8	14	
34587			1 (last access 2)	3	6	
		PF	1 (last access 0)	1	13	
			1 (last access 1)	0	5	
40070	1.1	TLB miss	1 (last access 3)	8	14	
48870	11	PT hit	1 (last access 2)	3	6	
			1 (last access 4)	11	12	
			1 (last access 1)	0	5	
12600	2	TI D 1.4	1 (last access 3)	8	14	
12608	3	TLB hit	1 (last access 5)	3	6	
			1 (last access 4)	11	12	
			1 (last access 6)	12	15	
40225	12	TLB miss	1 (last access 3)	8	14	
49225	12	PT miss	1 (last access 5)	3	6	
			1 (last access 4)	11	12	

5.11.2[15] <\\$5.7>Repeat 5.11.1, but this time use 16 KiB pages instead of 4 KiB pages. What would be some of the advantages of having a larger page size? What are some of the disadvantages? 5.11.2

Address	Virtual Page	TLB H/M	TLB				
			Valid	Tag	Physical Page		
4669			1	11	12		
	0	TLB miss PT hit	1	7	4		
	U		1	3	6		
			1 (last access 0)	0	5		

		TLB hit	1	11	12
2227	0		1	7	4
2221	U	I LD IIIt	1	3	6
			1 (last access 1)	0	5
			1	11	12
13916	0	TLB hit	1	7	4
13910	U	I LD IIII	1	3	6
			1 (last access 2)	0	5
34587		TLB miss	1 (last access 3)	2	13
	2	PT hit	1	7	4
		PF	1	3	6
			1 (last access 2)	0	5
	2	TLB hit	1 (last access 4)	2	13
48870			1	7	4
400/0			1	3	6
			1 (last access 2)	0	5
			1 (last access 4)	2	13
12608	0	TLB hit	1	7	4
12008	U	I LD IIIt	1	3	6
			1 (last access 5)	0	5
			1 (last access 4)	2	13
49225	3	TLB hit	1	7	4
49223		ILB hit	1 (last access 6)	3	6
			1 (last access 5)	0	5

A larger page size reduces the TLB miss rate but can lead to higher fragmentation and lower utilization of the physical memory.

5.11.3 [15] <\§\\$5.4,5.7>Show the final contents of the TLB if it is 2-way set associative. Also show the contents of the TLB if it is direct mapped. Discuss the importance of having a TLB to high performance. How would virtual memory accesses be handled if there were no TLB?

```
5.11.3 Two-way set associative 4669_{10} = 0001 \ 0010 \ 0011 \ 1101_2 2227_{10} = 0000 \ 1000 \ 1011 \ 0011_2 13916_{10} = 0011 \ 0110 \ 0101 \ 1100_2 34587_{10} = 1000 \ 0111 \ 0001 \ 1011_2 48870_{10} = 1011 \ 1110 \ 1110 \ 0110_2 12608_{10} = 0011 \ 0001 \ 0100 \ 0000_2 49225_{10} = 1100 \ 0000 \ 0100 \ 1001_2 Original TLB (2-way set associative)
```

Set	Valid	Tag	Physical Page	Index
0	1	11	12	0
	1	7	4	1
1	1	3	6	0
	0	4	9	1

						TLB		
Address	Virtual Page	Tag	Index	TLB H/M	Valid	Tag	Physical Page	Index (set)
				TLB miss	1	11	12	0
4669	1	0	1	PT hit	1	7	4	1
				PF	1	3	6	0
					1 (last access 0)	0	13	1
					1 (last access 1)	0	5	0
2227	0	0	0	TLB miss	1	7	4	1
				PT hit	1	3	6	0
				-	1 (last access 0)	0	13	1
		3 1 1		1 (last access 1)	0	5	0	
13916	3		1	TLB miss PT hit	1 (last access 2)	1	6	1
					1	3	6	0
					1 (last access 0)	1	13	1
				TID :	1 (last access 1)	0	5	0
24507	0	4	0	TLB miss PT hit	1 (last access 2)	1	6	1
34587	8	4	0	PT mit PF	1 (last access 3)	4	14	0
				РΓ	1 (last access 0)	1	13	1
					1 (last access 1)	0	5	0
48870	11	5	1	TLB miss	1 (last access 2)	1	6	1
400/0	1,1	3	1	PT hit	1 (last access 3)	4	14	0
					1 (last access 4)	5	12	1
					1 (last access 1)	0	5	0
12608	12608 3 1	1	1	TLB hit	1 (last access 5)	1	6	1
12000	3	1	1	I LD IIII	1 (last access 3)	4	14	0
					1 (last access 4)	5	12	1
49225	12	6	0	TLB miss	1 (last access 6)	6	15	0
TJLLJ	12	U	V	PT miss	1 (last access 5)	1	6	1

TLB			1 (last access 3)	4	14	0
			1 (last access 4)	5	12	1

Direct mapped

 $4669_{10} = 0001\ 0010\ 0011\ 1101_2$ $2227_{10} = 0000\ 1000\ 1011\ 0011_2$ $13916_{10} = 0011\ 0110\ 0101\ 1100_2$ $34587_{10} = 1000\ 0111\ 0001\ 1011_2$ $48870_{10} = 1011\ 1110\ 1110\ 0110_2$ $12608_{10} = 0011\ 0001\ 0100\ 0000_2$ $49225_{10} = 1100\ 0000\ 0100\ 1001_2$

Original TLB (directed mapped)

		TLB							
Index	Valid	Tag	Physical Page						
0	1	11	12						
1	1	7	4						
2	1	3	6						
3	0	4	9						

						TLB		
Address	Virtual Page	Tag	Index	TLB H/M	Valid	Tag	Physical Page	Index
			0 1	TLB miss	1	11	12	0
4669	1	0		PT hit	1	0	13	1
			PF	1	3	6	2	
					0	4	9	3
		0	0 0	TLB miss PT hit	1	0	5	0
2227	0				1	0	13	1
					1	3	6	2
					0	4	9	3
		0			1	0	5	0
13916	3		3	TLB miss	1	0	13	1
				PT hit	1	3	6	2
					1	0	6	3

24507				TI D:	1	2	14	0
	8	2	0	TLB miss	1	0	13	1
34587	8	2	0	PT hit PF	1	3	6	2
				Pr	1	0	6	3
					1	2	14	0
10070	40050	2	2	TLB miss	1	0	13	1
48870 11	11	2	3	PT hit	1	3	6	2
					1	2	12	3
	3	0	3		1	2	14	0
12608				TLB miss	1	0	13	1
12008	3			PT hit	11	3	6	2
					1	0	6	3
					1	3	15	0
49225	12	3	0	TLB miss	1	0	13	1
49223	12			PT miss	1	3	6	2
					1	0	6	3

All memory references must be cross referenced against the page table and the TLB allows this to be performed without accessing off-chip memory (in the common case). If there were no TLB, memory access rtime would increase significantly.

There are several parameters that impact the overall size of the page table. Listed below are key page table parameters.

Virtual Address Size	Page Size	Page Table Entry Size
32 bits	8 KiB	4 bytes

- 5.11.4[5] <\\$5.7> Given the parameters shown above, calculate the total page table size for a system running 5 applications that utilize half of the memory available.
- 5.11.4 Assumption: "half the memory available" means half of the 32-bit virtual address space for each running application.

The tag size is $32 - \log_2(8192) = 32 - 13 = 19$ bits. All five page tables would require $5 \times (2^19/2 \times 4)$ bytes = 5 MB.

5.13

5.13 In this exercise, we will examine how replacement policies impact miss rate. Assume a 2-way set associative cache with 4 blocks. To solve the problems in this exercise, you may find it helpful to draw a table like the one below, as demonstrated for the address sequence "0,1,2,3,4."

Address of	Hit or	Evicted	Contents of Cache Blocks After Reference				
Memory Block	Miss	Block	Set 0	Set 0	Set 1	Set 1	

Accessed						
0	Miss		Mem[0]			
1	Miss		Mem[0]		Mem[1]	
2	Miss		Mem[0]	Mem[2]	Mem[1]	
3	Miss		Mem[0]	Mem[2]	Mem[1]	Mem[3]
4	Miss	0	Mem[4]	Mem[2]	Mem[1]	Mem[3]
•••						

Consider the following address sequence: 0,2,4,8,10,12,14,16,0

5.13.1[5]<§§5.4,5.8>Assuming an LRU replacement policy, how many hits does this address sequence exhibit? 5.13.1 0 hits

Address sequence: 0,2,4,8,10,12,14,16,0

0 mode 2 = 0 (set 0), 2 mode 2= 0 (set 0), 4 mode 2 = 0 (set 0), 8 mode 2=0 (set 0), 10 mode 2=0 (set 0), 12 mode 2 = 0 (set 0), 14 mode 2=0 (set 0), 16 mode 2 = 0 (set 0), 0 mode 2=0 (set 0)

Address of	Hit or	Evicted Block	Contents of Cache Blocks After Reference				
Memory Block Accessed	Miss		Set 0	Set 0	Set 1	Set 1	
0	Miss		Mem[0]				
2	Miss		Mem[0]	Mem[2]			
4	Miss	0	Mem[4]	Mem[2]			
8	Miss	2	Mem[4]	Mem[8]			
10	Miss	4	Mem[10]	Mem[8]			
14	Miss	8	Mem[10]	Mem[14]			
16	Miss	10	Mem[16]	Mem[14]			
0	Miss	14	Mem[16]	Mem[0]			

5.13.2[5]<§§5.4,5.8> Assuming an MRU (most recently used) replacement policy, how many hits does this address sequence exhibit?

5.13.2 1 hit

Address of	Hit or Miss	Evicted Block	Contents of Cache Blocks After Reference				
Memory Block Accessed			Set 0	Set 0	Set 1	Set 1	
0	Miss		Mem[0]				
2	Miss		Mem[0]	Mem[2]			
4	Miss	2	Mem[0]	Mem[4]			
8	Miss	4	Mem[0]	Mem[8]			
10	Miss	8	Mem[0]	Mem[10]			
14	Miss	10	Mem[0]	Mem[14]			
16	Miss	16	Mem[0]	Mem[16]			
0	Hit		Mem[0]	Mem[16]			

- 5.13.3[5]<§§5.4,5.8>Simulate a random replacement policy by flipping a coin. For example, "heads" means to evict the first block in a set and "tails" means to evict the second block in a set. How many hits does this address sequence exhibit?
- 5.13.3 1 hits or fewer
- 5.13.4[10]<§§5.4,5.8>Which address should be evicted at each replacement to maximize the number of hits? How many hits does this address sequence exhibit if you follow this "optimal" policy?
- 5.13.4 In this question, Mem[0] need to stay in cache to achieve the maximized number of hits. As long as Mem[0] can stay in cache, any address sequence is fine. The number of hits is 1 hit
- 5.13.5[10]<§§5.4,5.8>Describe why it is difficult to implement a cache replacement policy that is optimal for all address sequences.
- 5.13.5 The best block to evict is the one that will cause the fewest misses in the future. Unfortunately, a cache controller cannot know the future! Our best alternative is to make a good prediction.