# Lab10: ADC

參考去年學長教材

# ADC 簡介

## 什麼是ADC

- ▶ 主要功能:把輸入的類比訊號轉成數位數值
- ▶ 本次Lab會把可變電阻輸入的電壓轉成數值形式
- ▶ 更多參考 ADC 成大資工

## VREF與resolution

▶ VREF+:上界的參考電壓

▶ VREF-:下界的參考電壓

▶ Resolution: ADC的解析度

• e.g., VREF- = 0V, VREF+ = 10V, Resolution: 10bits

0V -> 0

5V -> 511

10V -> 1023

## $T_{AD}$ -1

- ►  $T_{AD}$  : A/D Clock period, the time required to convert one bit
- $ightharpoonup T_{AD}$  越小越好,但要大於 $0.7 \mu s$

TABLE 26-25: A/D CONVERSION REQUIREMENTS

	<b></b>	A/D CONVENSION I	(EQUITE INTERIOR			-	
Param No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
130	TAD	V/D Clock Period PIC18FXXXX		0.7	25.0 <sup>(1)</sup>	μs	Tosc based, VREF ≥ 3.0V
			PIC18LFXXXX	1.4	25.0 <sup>(1)</sup>	μs	V <sub>DD</sub> = 2.0V; Tosc based, V <sub>REF</sub> full range
			PIC18FXXXX	_	1	μs	A/D RC mode
			PIC18LFXXXX	_	3	μs	VDD = 2.0V; A/D RC mode
131	TCNV	Conversion Time (not including acquisitio	n time) (Note 2)	11	12	TAD	
132	TACQ	Acquisition Time (Note	3)	1.4	_	μs	-40°C to +85°C
135	Tswc	Switching Time from Co	onvert → Sample		(Note 4)		
TBD	TDIS	Discharge Time		0.2	_	μs	

- Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.
  - 2: ADRES register may be read on the following TcY cycle.
  - 3: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (Rs) on the input channels is 50Ω.
  - 4: On the following cycle of the device clock.

## $T_{AD}$ -2

- ►  $T_{AD}$  : A/D Clock period, the time required to convert one bit
- Arr  $T_{AD}$  越小越好,但要大於0.7μs

#### 設定ADCS(ADCON2) 查表

衣加

假設頻率 (Fosc) 是 2.86 MHz, 則周期 (Tosc) 會是  $\frac{1}{2.86\times10^6}\approx0.35\mu s$ ,為了滿足最低 A/D Clock period  $(0.7\mu s)$ ,要把 $T_{AD}$  設成兩倍的 Tosc,Operation欄位中的數值即為 $T_{AD}$ 

e.g.,假設頻率 (Fosc) 是 1 MHz · 透過查表得知ADCS要設成000 · 而Operation欄位是 $2\times Tosc=2\times \frac{1}{1MHz}=2\mu s$  · 因此 $T_{AD}$  為 $2\mu s$ 

TABLE 19-1: TAD vs. DEVICE OPERATING FREQUENCIES

AD Clock So	urce (TAD)	Maximum Device Frequency				
Operation	ADCS<2:0>	PIC18F2X20/4X20	PIC18LF2X2X/4X20 <sup>(4)</sup>			
2 Tosc	000	2.86 MHz	1.43 kHz			
4 Tosc	100	5.71 MHz	2.86 MHz			
8 Tosc	001	11.43 MHz	5.72 MHz			
16 Tosc	101	22.86 MHz	11.43 MHz			
32 Tosc	010	40.0 MHz	22.86 MHz			
64 Tosc	110	40.0 MHz	22.86 MHz			
RC <sup>(3)</sup>	x11	1.00 MHz <sup>(1)</sup>	1.00 MHz <sup>(2)</sup>			

- Note 1: The RC source has a typical TAD time of 1.2 μs.
  - 2: The RC source has a typical TAD time of 2.5 μs.
  - 3: For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or the A/D accuracy may be out of specification.
  - Low-power (PIC18LFXXXX) devices only.

#### REGISTER 19-3: ADCON2: A/D CONTROL REGISTER 2

R/W-0	U-0	U-0 R/W-0 R/W-0		R/W-0	R/W-0	R/W-0 R/W-0		
ADFM —		ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	
bit 7								

Legend:					
R = Readable bit	Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

0 = Left justified
bit 6
Unimplemented: Read as '0'
bit 5-3
ACQT<2:0>: A/D Acquisition Time Select bits

ADFM: A/D Result Format Select bit

111 = 20 TAD 110 = 16 TAD 101 = 12 TAD 100 = 8 TAD 011 = 6 TAD 010 = 4 TAD 001 = 2 TAD 000 = 0 TAD(1)

1 = Right justified

bit 2-0 ADCS<2:0>: A/D Conversion Clock Select bits

111 = FRC (clock derived from A/D RC oscillator)<sup>(1)</sup>
110 = FOSc/16
100 = FOSc/4
011 = FRC (clock derived from A/D RC oscillator)<sup>(1)</sup>
010 = FOSc/32

010 = Fosc/32 001 = Fosc/8

Note 1: If the A/D FRC clock source is selected, a delay of one Tcy (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

## Left/Right justified

- ▶ ADC轉換的結果放在ADRES register裡,存放的方式分為left justified與right justified,可依據使用需求設置
- ▶ e.g., 需要8 bits resolution, 設定為left justified, 取ADRESH數值; 需要10 bits resolution,則設定為right justified,將ADRESH前兩bits與ADRESL結合

	When	ADFM = 0	(LEFT JU	STIFIED)		
register						
ADRES8	ADRES7	ADRES6	ADRES5	ADRES4	ADRES3	ADRES2
register						
ADRES0	-	-	-	-	-	-
	When	ADEM = 1	1 (RIGHT I	LISTIFIED)		
egister	Wilei		z (MOIII 3	001111207	tech	netrx.com
-	-	-	-	-	ADRES9	ADRES8
egister						
					ADRES1	
	ADRES8 register ADRES0 egister	ADRESS ADREST  register  ADRESO -  When egister	register  ADRES8 ADRES7 ADRES6  register  ADRES0	ADRES8   ADRES7   ADRES6   ADRES5	ADRES8   ADRES7   ADRES6   ADRES5   ADRES4	ADRES8   ADRES7   ADRES6   ADRES5   ADRES4   ADRES3

Source

# ADC 流程

# ADC流程

1. Acquisition:採樣輸入電壓

2. Conversion:將電壓轉換成數值

3. Discharge:釋放電壓

## Acquisition-1

- 採樣輸入電壓,需要時間
- 依據data sheet的推導(p. 228), acquisition time最少會花2.4μs

#### **EQUATION 19-1: ACQUISITION TIME**

```
TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
= TAMP + TC + TCOFF
```

#### **EQUATION 19-2: A/D MINIMUM CHARGING TIME**

```
\begin{array}{lll} V_{HOLD} & = & \left(V_{REF} - \left(V_{REF}/2048\right)\right) \bullet \left(1 - e^{\left(-T_{C}/C_{HOLD}\left(R_{IC} + R_{SS} + R_{S}\right)\right)}\right) \\ or \\ T_{C} & = & -\left(C_{HOLD}\right)\left(R_{IC} + R_{SS} + R_{S}\right) \ln(1/2048) \end{array}
```

#### **EQUATION 19-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME**

```
 \begin{array}{lll} TACQ & = & TAMP + TC + TCOFF \\ TAMP & = & 0.2 \ \mu s \\ TCOFF & = & (Temp - 25^{\circ}C)(0.02 \ \mu s/^{\circ}C) \\ & & (85^{\circ}C - 25^{\circ}C)(0.02 \ \mu s/^{\circ}C) \\ & & 1.2 \ \mu s \\ \end{array}  Temperature coefficient is only required for temperatures > 25^{\circ}C. Below 25^{\circ}C, TCOFF = 0 \ \mu s. \\ TC & = & -(CHOLD)(RIC + Rss + Rs) \ \ln(1/2047) \ \mu s \\ & & -(25 \ pF) \ (1 \ k\Omega + 2 \ k\Omega + 2.5 \ k\Omega) \ \ln(0.0004883) \ \mu s \\ & & 1.05 \ \mu s \\ \end{array}  TACQ & = &  \begin{array}{ll} 0.2 \ \mu s + 1 \ \mu s + 1.2 \ \mu s \\ \hline 2.4 \ \mu s \\ \end{array}
```

## Acquisition-2

acquisition time最少會花2.4μs

依據 $T_{AD}$  的時間決定ACQT(ADCON2),若 $T_{AD}$ 為 $2\mu s$ ,則ACQT要設成001,也就是2  $T_{AD} = 4\mu s > 2.4\mu s$ 

#### REGISTER 19-3: ADCON2: A/D CONTROL REGISTER 2

W = Writable bit

'1' = Bit is set

Legend: R = Readable bit

-n = Value at POR

001 = Fosc/8 000 = Fosc/2

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ADFM	ADFM —		QT2 ACQT1 ACQT0		ADCS2	ADCS1	ADCS0		
bit 7 bit 0									

U = Unimplemented bit, read as '0'

x = Bit is unknown

'0' = Bit is cleared

bit 7	ADFM: A/D Result Format Select bit  1 = Right justified 0 = Left justified
bit 6	Unimplemented: Read as '0'
bit 5-3	ACQT<2:0>: A/D Acquisition Time Select bits
	111 = 20 TAD 110 = 16 TAD 101 = 12 TAD 100 = 8 TAD 011 = 6 TAD 010 = 4 TAD 001 = 2 TAD 000 = 0 TAD(1)
bit 2-0	ADCS<2:0>: A/D Conversion Clock Select bits
	111 = FRC (clock derived from A/D RC oscillator) <sup>(1)</sup> 110 = Fosc/64 101 = Fosc/16 100 = Fosc/4 011 = FRC (clock derived from A/D RC oscillator) <sup>(1)</sup> 010 = Fosc/32

Note 1: If the A/D FRC clock source is selected, a delay of one Tcy (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.


# Conversion and Discharge

- 將採樣電壓轉換成數值,需要時間
- ▶ 依據data sheet · conversion需要花11到12個 $T_{AD}$

**TABLE 26-25: A/D CONVERSION REQUIREMENTS** 

Param No.	Symbol	Characte	eristic	Min	Max	Units	Conditions
130	TAD	A/D Clock Period	PIC18FXXXX	0.7	25.0 <sup>(1)</sup>	μs	Tosc based, VREF ≥ 3.0V
			PIC18LFXXXX	1.4	25.0 <sup>(1)</sup>	25.0 <sup>(1)</sup> μs V <sub>DD</sub> = 2.0V; Tosc based, V <sub>REF</sub> full ran	
			PIC18FXXXX	_	1	μs	A/D RC mode
ے ا			PIC18LFXXXX	_	3	μs	VDD = 2.0V; A/D RC mode
131	TCNV	Conversion Time (not including acquisition)	on time) (Note 2)	11	12	TAD	
132	TACQ	Acquisition Time (Note	3)	1.4	_	μs	-40°C to +85°C
135	Tswc	Switching Time from C	_	(Note 4)			
TBD	TDIS	Discharge Time		0.2	_	μs	

- Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.
  - 2: ADRES register may be read on the following TcY cycle.
  - 3: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (Rs) on the input channels is 50Ω.
  - 4: On the following cycle of the device clock.



## PIC18 ADC register introduction

## **ADCONO**

- ▶ CHS:設定analog input 輸入腳位
- ▶ GO/DONE : 設為1時(ADCON0bits.GO = 1)
  - 開始做ADC,轉換完後 GO/ DONE 會自動設為0
- ► ADON:開啟ADC功能

#### REGISTER 19-1: ADCON0: A/D CONTROL REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_			CHS3 CHS2		CHS1 CHS0		ADON
bit 7							bit 0

Legend:	_		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

```
bit 5-2
             CHS<3:0>: Analog Channel Select bits
             0000 = Channel 0 (AN0)
             0001 = Channel 1 (AN1)
             0010 = Channel 2 (AN2)
             0011 = Channel 3 (AN3)
             0100 = Channel 4 (AN4)
             0101 = Channel 5 (AN5)^{(1,2)}
             0110 = Channel 6 (AN6)(1,2)
             0111 = Channel 7 (AN7)^{(1,2)}
             1000 = Channel 8 (AN8)
             1001 = Channel 9 (AN9)
             1010 = Channel 10 (AN10)
             1011 = Channel 11 (AN11)
             1100 = Channel 12 (AN12)
            1101 = Unimplemented)(2)
            1110 = Unimplemented)(2)
            1111 = Unimplemented)(2)
bit 1
             GO/DONE: A/D Conversion Status bit
             When ADON = 1:
             1 = A/D conversion in progress
             0 = A/D Idle
bit 0
             ADON: A/D On bit
             1 = A/D Converter module is enabled
             0 = A/D Converter module is disabled
```

Unimplemented: Read as '0'

bit 7-6

Note 1: These channels are not implemented on 28-pin devices.

2: Performing a conversion on unimplemented channels will return a floating input measurement.

## ADCON1

▶ VCFG1:設定下界參考電壓

▶ VCFG0:設定上界參考電壓

▶ PCFG:設定ANx PORT為類比還是數位,使用 ADC 的同時若發現其他 PORT 的 input 值怪怪的也許是誤把那些 PORT 設成 analog input

#### REGISTER 19-2: ADCON1: A/D CONTROL REGISTER 1

U-0	U-0 R/W-0		R/W-0 R/W-0		R/W-q <sup>(1)</sup>	R/W-q <sup>(1)</sup>	R/W-q <sup>(1)</sup>	
_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	
bit 7							bit 0	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5 VCFG1: Voltage Reference Configuration bit (VREF- source)

1 = VREF- (AN2)

0 = Vss

bit 4 VCFG0: Voltage Reference Configuration bit (VREF+ source)

1 = VREF+ (AN3)

0 = VDD

3-0 **PCFG<3:0>:** A/D Port Configuration Control bits:

PCFG3: PCFG0	AN12	AN11	AN10	6NA	AN8	AN7 <sup>(2)</sup>	AN6 <sup>(2)</sup>	AN5 <sup>(2)</sup>	AN4	AN3	AN2	AN1	ANO
0000(1)	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0001	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0010	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0011	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0100	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0101	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0110	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α
0111(1)	D	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α
1000	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α	Α
1001	D	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α
1010	D	D	D	D	D	D	D	D	Α	Α	Α	Α	Α
1011	D	D	D	D	D	D	D	D	D	Α	Α	Α	Α
1100	D	D	D	D	D	D	D	D	D	D	Α	Α	Α
1101	D	D	D	D	D	D	D	D	D	D	D	Α	Α
1110	D	D	D	D	D	D	D	D	D	D	D	D	Α
1111	D	D	D	D	D	D	D	D	D	D	D	D	D

A = Analog input

D = Digital I/O

Note 1: The POR value of the PCFG bits depends on the value of the PBADEN Configuration bit. When PBADEN = 1, PCFG<2:0> = 000; when PBADEN = 0, PCFG<2:0> = 111.

2: AN5 through AN7 are available only on 40/44-pin devices.

## ADCON2

▶ ADFM: 設定justified

▶ ADCS:選擇conversion clock

▶ ACQT:選擇acquisition time要幾個 $T_{AD}$ 

TABLE 19-1: TAD vs. DEVICE OPERATING FREQUENCIES

AD Clock Source (TAD)		Maximum Device Frequency		
Operation	ADCS<2:0>	PIC18F2X20/4X20	PIC18LF2X2X/4X20 <sup>(4)</sup>	
2 Tosc	000	2.86 MHz	1.43 kHz	
4 Tosc	100	5.71 MHz	2.86 MHz	
8 Tosc	001	11.43 MHz	5.72 MHz	
16 Tosc	101	22.86 MHz	11.43 MHz	
32 Tosc	010	40.0 MHz	22.86 MHz	
64 Tosc	110	40.0 MHz	22.86 MHz	
RC <sup>(3)</sup>	x11	1.00 MHz <sup>(1)</sup>	1.00 MHz <sup>(2)</sup>	

Note 1: The RC source has a typical TAD time of 1.2 μs.

2: The RC source has a typical TAD time of 2.5 µs.

3: For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or the A/D accuracy may be out of specification.

4: Low-power (PIC18LFXXXX) devices only.

#### REGISTER 19-3: ADCON2: A/D CONTROL REGISTER 2

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
bit 7							bit 0

 Legend:
 R = Readable bit
 W = Writable bit
 U = Unimplemented bit, read as '0'

 -n = Value at POR
 '1' = Bit is set
 '0' = Bit is cleared
 x = Bit is unknown


bit 7 ADFM: A/D Result Format Select bit 1 = Right justified 0 = Left justified Unimplemented: Read as '0' bit 6 bit 5-3 ACQT<2:0>: A/D Acquisition Time Select bits 111 = 20 TAD 110 = 16 TAD 101 = 12 TAD 100 = 8 TAD 011 = 6 TAD 010 = 4 TAD 001 = 2 TAD  $0.00 = 0 \text{ TAD}^{(1)}$ ADCS<2:0>: A/D Conversion Clock Select bits bit 2-0 111 = FRC (clock derived from A/D RC oscillator)(1) 110 = Fosc/64 101 = Fosc/16 100 = Fosc/4 011 = FRC (clock derived from A/D RC oscillator)(1)

011 = FRC (clock derived from A/D RC oscillator)(1)
010 = Fosc/32
001 = Fosc/8
000 = Fosc/2

Note 1: If the A/D FRC clock source is selected, a delay of one Tcy (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

## ADRESH \ ADRESL

Result of conversion



Source

workflow of ADC using interrupt I/O

### Configure the ADC module:

- Select VREF (ADCON1.VCFG0, ADCON1.VCFG1)
- Select A/D port control(ADCON1.PCFG)
- Select A/D input channel (ADCON0.CHS)
- Select A/D conversion clock (ADCON2.ADCS)
- Select A/D acquisition time (ADCON2.ACQT)
- Select justified method (ADCON2.ADFM)
- ► Turn on A/D module (ADCON0.ADON)

Note: The port pins needed as analog inputs must have their corresponding TRIS bits set (input).

## Configure the ADC interrupt:

- ► Enable A/D interrupt (PIE1.ADIE)
- Clear A/D interrupt flag bit (PIR1.ADIF)
- Enable peripheral interrupt (INTCON.PEIE)
- ► Set GIE bit (INTCON.GIE)

## Start conversion:

► Set GO/ DONE bit (ADCON0.GO)

## Conversion completed:

- 1. Go to ISR
- 2. Read value of ADRES register
- 3. Do things you want
- 4. Clear ADC interrupt flag bit (PIR1.ADIF)

## Next conversion(if required):


▶ You need to have a minimum wait of 2  $T_{AD}$  before next acquisition start, then go back to step 3.

# Variable resistor

## Variable resistor

▶ 左邊接 5V,右邊接地,中間接 Analog 輸入





# 謝謝大家