

# 7500P PHY Reference

Version 1.0.0





# **Table of Contents**

1	Documer	ocumentation conventions4					
	1.1	Register Bit Conventions	4				
2	Register	Descriptions	. 5				
	2.1	Introduction	5				
	2.2 Register Map						
	2.2.						
	2.2.						
	2.2.						
Do	ocument History Information 9						



## List of table

Table 1 Register Map	5
Table 2 Page Mode Control Register	F
Table 3 Control Register	
-	
Table 4 Status Register	/



#### 1 Documentation conventions

## 1.1 Register Bit Conventions

Each register is shown with a key indicating the accessibility of the each individual bit, and the initial condition:

Key	Bit Accessibility	
RW Read/Write		
SC Self-Clearing		
RO	Read Only	
LL	Latching Low	
LH Latching High		
(TP)	for twisted pair operation	
(FX)	(FX) for fiber operation	
(e-fuse) only available for IP101G(dice)		



#### 2 Register Descriptions

#### 2.1 Introduction

7500P PHY is an IEEE 802.3/802.3u compliant single-port Fast Ethernet Transceiver for both 100Mbps and 10Mbps operation.

#### 2.2 Register Map

Table 1 Register Map is a port of IP101G Registers.

Table 1 Register Map

Register	Description	Default
20	Page Control Register	0x0010
0	Control Register	0x3100
1	Status Register	0x7849

#### 2.2.1 Register Page mode Control Register

This is the description of MII register 20, page control register.

The other bits are reserved. User is inhibited to access to these registers. It may introduce abnormal function to write these registers.

Table 2 Page Mode Control Register

PHY	MII	ROM	R/W	Description	Default
	20[4:0]		R/W	REG16~31_Page_Sel[4:0]	0x10
	20[4.0]		IC/ VV	Register Page Select	UXTU

#### 2.2.2 Control Register

This is the description of MII register 0, control register.

Table 3 Control Register

Bit	Name	Description	Default value (h):3100
15	Reset	When set, this action will bring both status and control register of the PHY to default state.	0, RW/SC
15	Reset	control register of the PHY to default state. This bit is self-clearing.	



_	12,110			
			1 = Software reset	
			0 = Normal operation	
			This bit enables loopback of transmit data to the	
	1.1		receive data path, i.e., TXD to RXD.	0 0
	14	Loopback	1 = enable loopback	0, RW
			0 = normal operation	
			This bit sets the speed of transmission.	
		<b>C</b> I	1 = 100Mbps	
	13	Speed	0 = 10Mbps	1, RW
		Selection	After completing auto-negotiation, this bit will	
			reflect the speed status.(1: 100Mbps, 0: 10Mbps)	
			This bit determines the auto-negotiation	
			function.	
		Auto-	1 = enable auto-negotiation; bits 13 and 8 will be	
	12	Negotiation	ignored.	1, RW(TP)
		Enable	0 = disable auto-negotiation; bit 13 and 8 will	0, RO(FX)
			determine the link speed and the data transfer	
			mode, under this condition.	
		Power Down	This bit will turn down the power of the PHY chip	
			and the internal crystal oscillator circuit if this	
			bit is enabled. The MDC and MDIO are still	
	11		activated for accessing to the MAC.	0, RW
			1 = power down	
			0 = normal operation	
	40	1 1 .	1 = electrically Isolate PHY from MII but not	0 5111
	10	Isolate	isolate MDC and MDIO	0, RW
			This bit allows the auto-negotiation function to	
	•	Restart	be reset.	0 504/65
	9	Auto-	1 = restart auto-negotiation	0, RW/SC
		Negotiation	0 = normal operation	
			This bit sets the duplex mode if auto-negotiation	
			is disabled (bit 12 = 0)	
		<b>.</b>	1 = full duplex	
	8	Duplex	0 = half duplex	1, RW
		Mode	After completing auto-negotiation, this bit will	
			reflect the duplex status.(1:Full duplex, 0:Half	
			duplex)	
	_	Collision	4	0. 5047
	7	Test	1 = enable COL signal test	0, RW
_			<u> </u>	



6:0	Reserved	6.0		0, RO
-----	----------	-----	--	-------

## 2.2.3 Status Register

This is the description of MII register 1, status register.

Table 4 Status Register

Bit	Name	Description/usage	Default value (h):3100
15	100Base-T4	1 = enable 100Base-T4 support	0, RO
13	TOODUSE TT	0 = suppress 100Base-T4	0, 10
14	100Base-TX	1 = enable 100Base-TX full duplex support	1, RO
1-7	Full Duplex	0 = suppress 100Base-TX full duplex support	1, 10
13	100Base-TX	1 = enable 100Base-TX half duplex support	1, RO
13	Half Duplex	0 = suppress 100Base-TX half duplex support	1, 10
12	10Base-T	1 = enable 10Base-T full duplex support	1, RO
12	Full Duplex	0 = suppress 10Base-T full duplex support	1, 10
11	10Base-T	1= enable 10Base-T half duplex support	1, RO
- 11	Half Duplex	0 = suppress 10Base-T half duplex support	1, 10
10:7	Reserved		
		The IP101G will accept management frames with	
		preamble suppressed. The IP101G accepts	
	MF	management frames without preamble. A	
6	Preamble	Minimum of 32 preamble bits is required for the	1, RO
	Suppression	first SMI read/write transaction after reset. One	
		idle bit is required between any two management	
		transactions as per IEEE802.3u specifications.	
	Auto-	1 = auto-negotiation process completed	
5	Negotiation	0 = auto-negotiation process not completed	0, RO
	Complete	o - auto negotiation process not completed	
	Remote	1 = remote fault condition detected(cleared on	
4	Fault	read)	0, RO/LH
	, autc	0 = no remote fault condition detected	
3	Auto-	1 = able to perform auto-negotiation	1, RO
	Negotiation	0 = unable to perform auto-negotiation	,, 110
2	Link Status	1 = valid link established	0, RO/LL
	LIIIK Status	0 = no valid link established	



1	Jabber	1 = jabber condition detected	0.00/14
ı	Detect	0 = no jabber condition detected	0, RO/LH
0	Extended	1 = extended register capability	1 00
0	Capability	0 = basic register capability only	1, RO



### **Document History Information**

Version	Date	Descriptions
Ver. 1.0.0	19APR2016	Initial Release

# **Copyright Notice**

Copyright 2015 WIZnet Co., Ltd. All Rights Reserved.

Technical Support: <a href="http://wizwiki.net/forum">http://wizwiki.net/forum</a>

Sales & Distribution: <a href="mailto:sales@wiznet.co.kr">sales@wiznet.co.kr</a>

For more information, visit our website at <a href="http://www.wiznet.co.kr">http://www.wiznet.co.kr</a>