

# **W7500 Document History**





#### **Table of Contents**

1	Reference Document History Information	3
2	Datasheet Document History Information	5



## 1 Reference Document History Information

Version	Date	Descriptions
Ver. 1.0.0	01MAY2015	1. Initial Release
Ver. 1.0.1	12JUNE2015	Corrected typing error: I2C block
Ver. 1.0.2	17AUG2015	<ol> <li>Deleted 1.1 List of abbreviations.</li> <li>Corrected Register acronym in Table 3. Offset Address for Common Register: PSID -&gt; PSIDR</li> <li>Deleted PP mode with Figure 6 operation of boot code &amp; Table 5 operation of mode selection in Chapter 8. Booting Sequence.</li> <li>Changed words: polling INT bit -&gt; checking INT register in 17.3.2 Operation ADC with interrupt.</li> <li>Deleted unneeded content in 9.2.2 Read operations.</li> <li>Corrected nUARTRTS asserted condition: HIGH -&gt; LOW,         <ul> <li>Corrected the sentence, 'When nUARTCTR is re-asserted(to a low value) the transmitter sends the next byte.': de-asserted -&gt; re-asserted in 22.3.4 Hardware flow control.</li> </ul> </li> <li>Added contents about 19.4.7 Timer0_0 Background Load Register(DUALTIMER0_0TimerBGLoad) / 19.6.7/ 19.10.7/ 19.12.7.</li> </ol>
Ver. 1.0.3	08JAN2016	<ol> <li>Bit rate in SPI interface changed 'up to 2MHz and higher' to 'up to 20MHz.</li> <li>Bit rate generation example changed in 23.3.11 Programming the SSPCR1 Control Register.</li> </ol>
Ver. 1.0.4	08MAR2016	1. In , GPIO0,1,2,3 changed to GPIOA,B,C,D
Ver. 1.0.5	22APR2016	<ol> <li>Added UART2 Description and Register in 23 Universal Asynchronous Receive Transmit(UART2)</li> <li>Deleted the greater part of I<sup>2</sup>C, set up the Errata Sheet Link (http://wizwiki.net/wiki/doku.php?id=products:w7500:documents)</li> </ol>
Ver. 1.0.6	06JAN2017	1. Corrected Sn_DHAR1 bit R/W information

W7500 Document History 3 / 8



Ver. 1.0.7	02MAR2017	1.	Modified Mode Register and Changed MD in simplified form to MR in 7.5.8 MR(Mode Register)
Ver. 1.0.8	21MAR2017	1.	Modified the Example value in 7.5.2 TCKCNTR(Ticker Counter Register).



### 2 Datasheet Document History Information

Version	Date	Descriptions
Ver. 1.0.0	01MAY2015	1. Initial Release
Ver. 1.0.1	12JUNE2015	Corrected typing error: I2C block
Ver. 1.0.2	17AUG2015	<ol> <li>Deleted 1.1 List of abbreviations.</li> <li>Corrected Register acronym in Table 3. Offset Address for Common Register: PSID -&gt; PSIDR.</li> <li>Deleted PP mode with Figure 6 &amp; Table 5 in 8. Booting Swquence.</li> <li>Changed words: polling INT bit -&gt; checking INT register in 17.3.2 Operation ADC with interrupt.</li> <li>Deleted unneeded content in 9.2.2 Read operation.</li> <li>Corrected nUARTRTS asserted condition: HIGH -&gt; LOW, Corrected the sentence, 'When nUARTCTR is re-asserted(to a low value) the transmitter sends the next byte.': de-asserted -&gt; re-asserted in 22.3.4 Hardware flow control.</li> <li>Deleted RTCCLK.</li> </ol>
Ver. 1.0.3	14DEC2015	Corrected Package diagram error.
Ver. 1.0.4	08JAN2016	<ol> <li>Bit rate in SPI interface changed 'up to 2MHz and higher' to 'up to 20MHz'.</li> <li>Bit rate generation example changed in 23.3.11 Programing the SSPCR1 Control Register.</li> </ol>
Ver. 1.0.5	08MAR2016	1. In 2.2.2 Memory map, GPIO 0,1,2,3 changed to GPIO A,B,C,D.
Ver. 1.0.6	03JUN2016	Added UART2 description in 23 Universal Asynchronous Receive  Transmit 2(UART2).

W7500 Document History 5 / 8



		<ol> <li>Deleted the greater part of I<sup>2</sup>C with data receiving problem, set up the Errata Sheet Link.</li> <li>(<a href="http://wizwiki.net/wiki/doku.php?id=products:w7500:documents">http://wizwiki.net/wiki/doku.php?id=products:w7500:documents</a>)</li> </ol>
Ver. 1.0.7	13JAN2017	<ol> <li>Corrected External Oscillator Clock circuit information (see 10.3.1 External Oscillator Clock).</li> <li>Corrected Package Footprint information (see Figure 76. Footprint Information).</li> </ol>
Ver. 1.0.8	09FEB2017	1. Add W7500 Pin Assignment (see 25 Pin Assignment).
Ver. 1.0.9	16FEB2017	1. Corrected W7500 Pin Assignment the wrong Type.
Ver. 1.1.0	10APR2017	<ol> <li>Corrected W7500 System Architecture (see Figure 1. W7500 System Architecture).</li> <li>Add 5V VDDH case in 26.3.1 DC Specification.</li> <li>Add 26.3.2 AC Specification.</li> </ol>

W7500 Document History 6 / 8





## Copyright Notice

Copyright 2017 WIZnet Co., Ltd. All Rights Reserved.

Technical Support: <a href="http://wizwiki.net/forum">http://wizwiki.net/forum</a> or <a href="mailto:support@wiznet.io">support@wiznet.io</a>

Sales & Distribution: <a href="mailto:sales@wiznet.io">sales@wiznet.io</a>

For more information, visit our website at <a href="http://www.wiznet.io">http://www.wiznet.io</a>