

Comparison Sheet

Between W5100S and W5100 Version 1.1.0





Contents

1	HOST Int	erface	4
2	Ethernet	PHY Interface	5
3	Register		5
		Change & Expansion	
		Addition	
	3.3	Removal	.7
4	4 Package		7
	Document Revision History		



List of Figures

Figure 1 W5100S SPI Frame	4
Figure 2 W5100 SPI Frame	4




W5100S vs W5100

W5100S is based on W5100. However, W5100S does not support Hardware PIN-to-PIN compatibility for 5100. W5100S supports W5100 Registers except PPPoE for Firmware compatibility.

Compared to W5100, W5100S Registers are deleted, modified, and added for improving functions. For more details of the improving functions, please refer to the W5100S Datasheet. W5100 supports fully Hardwired Logic for PPPoE Connection. However, W5100S supports Hardwired Logic only for 'PPP LCP echo Reply'.

W5100S also supports ARP/PING Request Transmission Command, Ethernet PHY Access and Low Power Consumption. For Low Power Consumption, W5100S has Ethernet PHY Power Down Mode and System Clock Switching.

1 HOST Interface





2 Ethernet PHY Interface

Function	W5100S	W5100	
Link LED	LNKn, No Blink (Hold Low)	LINKLED, Blink	
RX/TX LED	-	RXLED, TXLED	
Activity LED	ACTn	-	
PHY Operation	Py Dogistor DUVCD0[2:0]	Py Dine ODMODE[2:0]	
Mode	By Register PHYCR0[2:0]	By Pins OPMODE[2:0]	
Ethernet PHY's	Accessible with PHYAR, PHYRAR,	Inaccessible	
Register	PHYDIR, PHYDOR and PHYACR.	indccessible	

3 Register

3.1 Change & Expansion

REG	W5100S	W5100
MR AI : Always '1'		AI : Configurable
IND : Always '1'		IND : Configurable
Sn_MR	Removed PPPoE Mode	
Sn_SR	Removed the PPPoE SOCKET Status	
	- SOCK_PPPOE, SOCK_CLOSING,	-
	SOCK_ARP	
SO_CR	Removed the PPPoE Commands	
- PCON, PDISCON, PCR, PCN, PC		•
SO_IR	R Removed the PPPoE Interrupts	
- PRECV, PFAIL, PNEXT		
Sn_TX_RR Renamed Sn_TX_RD -		-
Sn_RX_WR	Usable	Reserved
PHAR	Additional Dedicated Register	Shared with SO_DHAR
for PPPoE Server Hardware Address		
PSIDR Additional Dedicated Register Shared with SO_		Shared with SO_DPORT
	for PPPoE Session ID Register	

3.2 Addition

REG	Description	Remark
INTPTMR	Interrupt Pending Time Register	Interrupt
IR2	Interrupt Register 2, For Wake On LAN(WOL) over UDP	
IMR2	Interrupt Register 2 Mask, For Mask IR2[WOL]	



MR2	Mode Register 2	Mode
	cf> System clock can be selectable at 100MHz or 10MHz	
	by MR2[CLKSEL]	
PMRUR	Maximum Receive Unit Register on PPPoE	PPPoE
PHAR	PPPoE Server Hardware Address	
PSIDR	PPPoE Session ID	
PHYSR	PHY Status Register	Ethernet PHY
PHYAR	PHY Address Value Register ("01010")	
PHYRAR	PHY Register Address Register	
PHYDIR	PHY Data Input Register	
PHYDOR	PHY Data Output Register	
PHYACR	PHY Action Register	
PHYDIVR	PHY Division Register	
PHYCR	PHY Control Register	
SLCR	SOCKET-less Command Register	SOCKET-less
SLRTR	SOCKET-less Retransmission Time Register	
SLRCR	SOCKET-less Retransmission Count Register	
SLPIPR	SOCKET-less Peer IP Address Register	
SLPHAR	SOCKET-less Peer Hardware Address Register	
PINGSEQR	PING Sequence-number Register	
PINGIDR	PING ID Register	
SLIMR	SOCKET-less Interrupt Mask Register	
SLIR	SOCKET-less Interrupt Register	
CLKLCKR	Clock Lock Register	Lock
NETLCKR	Network Lock Register	
PHYLCKR	PHY Lock Register	
VERR	Chip Version Register	Version
TCNTR	Ticker Count Register	Ticker
TCNTCLR	TCNTR Clear Register	
Sn_RXBUF_SIZE	SOCKET n Receive Buffer Size Register	SOCKET
	cf) It is also set by RMSR and is the same as W5100.	
Sn_TXBUF_SIZE	SOCKET n Transmit Buffer Size Register	
	cf) It is also set by TMSR and is the same as W5100.	
Sn_IMR	SOCKET n Interrupt Mask Register	
Sn_FRAGR	SOCKET n Fragment Offset in IP Header	
Sn_MR2	SOCKET n Mode Register 2	
Sn_KPALVTR	SOCKET n Keep-alive Timer Register	



Sn_RTF	SOCKET n Retransmission Time Register
Sn_RCI	SOCKET n Retransmission Count Register

3.3 Removal

REG	Description
PATR	Because some PPPoE Hardwired Logic is replaced with Software

4 Package

	W5100S	W5100
Dackago	W5100S-L 48 LQFP	90 LOED
Package	W5100S-Q 48 QFN	80 LQFP



5 Document Revision History

Version	Date	Descriptions
Ver. 1.0.0	1APR2018	Initial Release
Ver. 1.1.0	6ARP2018	 Changed PHYRR to PHYRAR (in 3.2 Addition) Changed Retry to Retransmission in SLRCR (in 3.2 Addition)

Copyright Notice

Copyright 2018 WIZnet Co., Ltd. All Rights Reserved.

Technical Support: https://forum.wiznet.io/ Sales & Distribution: mailto:sales@wiznet.io

For more information, visit our website at http://www.wiznet.io/