

9. In the circuit Shown below, a (+) ve edge triggered D flipth is used for sampling input data Din Using clock CK. The X-OR gate outputs 3.3 Volts for logic HIGH & O Volte box logic LOW levels. The data bit & clock periods are equal and the value of DT/TCK = 0.15, where the parameters DT & Tex are shown in the figure. Assume that the flip-Floh & X-OR gate are Ideal. D-Flip-Hop CLK 96 probability of Puput data bit (Din) transition in each clack Period 35 0.3, the average value 19n volte, accurate to 2 decim Places) of the voltage at node X, 9s _0.8415V clock Time period -Din X=QD Bin = (T-DT) X Probability X Vo Hage value = (1- \(\frac{1}{\sqrt{1}}\) \(\chi \o.3 \times 3.3 \) = (1-0.12) \(\chi \o.3 \times 3.3\) = 0.8415//





Q. Assume that all the digital gates in the circuit shown In the figure are ideal, the resistor R=10kr. and the supply voltage is 5 v. The D flip-flohs Dig Dz 9 D3, D4 & O5 are Initialized with logic values 091,0,1 and 0 respectively. ofhe clock has 30% duty cycle. The average power dissipated (in mw) In the resistor Ris_ Qz 0 0 0 0 5 - time period -> Average power dissifated - Pang = + [VI di $= \frac{1}{5T} \int_0^{5T} \frac{V^2}{R} dt$ $=\frac{1}{51} \times 3T \times \frac{1}{10} \times 5^2 = 1.5 \text{ mW}$

Q. In the given circuit, If A Is connected to Q, , the operation of the circuit 9s according to the State diagram . 76 x 0 R is replaced with XNOR, then to get the same operation of the circuit which of the following changes has to to be done- $\begin{array}{c|c} CIK & D_1 & Q_1 \\ \hline & \overline{Q}_1 \\ \hline \end{array}$ S=1 S=0 S=0 S=1 S=0 S=1 S=0 S=1(a) A should be connected to Q1. (b) A should be connected to Q2. (c) A should be connected to Q, & s is replaced states A should be connected to \$2. 4 $D_2 = A \oplus S = Q_1 \oplus S = \overline{Q_1} S + \overline{SQ_1}$ Instally, A=Q, Now - X-OR gate is replaced by X-NOR.

So, Dr = SOX $= \bar{s} \bar{x} + s x$ Since Circuits required to be same before d'after. $\overline{S} \times + S \times = \overline{Q}, S + \overline{S} Q,$ By comparing above, cuknown x must be equal to Q, i.e A must be connected to Q,.