



ADVANCED DIGITAL IC DESIGN

ENGR – 852

FALL 2016

ASIC Implementation of Motion Estimator in 32/28nm CMOS

Report Submitted by

Anoja Rajalakshmi

Sudha Mahadik

Table of Content:

CONTENT	Page No.
Introduction	3
System Design in Detail	5
Processing element: Verilog code	6
Comparator: Verilog code	6
Controller: Verilog code	8
Top DUT design: Verilog	10
Top DUT design: testbench	11
Comparator: waveform	13
Processing element: waveform	13
Controller: waveform	14
Top level block diagram	14
Verification	15
Physical Design Reports	15
Conclusion	19
References	19

INTRODUCTION:

Motion estimation is the process of determining the movement of blocks between adjacent video frames. This technique utilizes the concept of motion and moving objects in a video and eliminates the redundancy between successive video frames. In this project, the motion estimation is illustrated by a simple example in which two successive video frames are considered as shown. Candidates for compression via motion estimation are found by doing a search on a set of possible motion vectors between two subsequent frames and looking for a good match. Two frames are compared by taking each 16 pixel x16 pixel reference block in the first frame and searching for a good match for it within a search window in the second frame. In this case, search window in the second frame is a 31 x 31 window centered around the position of the reference block in the first frame.




Figure 1: (a) Consecutive frames in which the second can be coded as a motion vector applied to the first (b) Search is performed by comparing the reference block in the first frame with a set of possible positions of the reference block in the second frame.

A total of $(31-15) \times (31-15) = 256$ comparisons performed from top left to bottom right of the search window. For each possible comparison block (i,j) , a distortion figure is calculated as below:

$$D(i,j) = \sum_{m=0}^{15} \sum_{n=0}^{15} |r_{m,n} - s_{m+i,n+j}|$$

The architecture considered for this project is shown below:




Figure 2:Architecture

Design Requirements:

- 16x16 Reference Block
- 31x31 Search Window
- Search memory is two-read-ported memory
- One memory per search
- Grey-scale coded pixels (8 bits/block)
- 4096 reference blocks in a frame
- $16 \times 16 = 256$ add-accumulates per search
- At 260 MHz At least 16 adders in parallel ($4027/260=15.5$)
- Timing requirements:
 - search speed at 15 frames per second
 - Encoding is not in real time
 - Clock: 260 MHz
- $4096 \times 15 \times 256 \times 256 = 4.027E9$ add-accumulates/second
- Target Library: 32 nm CMOS library (standard max db)

Data Path Design:

1. Processing Elements:

Performs the computation of the SAD “Sum of Absolute Difference”

2. Comparator

Compares the Distortions obtained from the PE's and determines the best distortion with minimum SAD.

3. Controller

Controls the operations of the flow of the signals from Memories to PE and Comparator.

- **System Design in Detail:**

1. Processing element:

It is the module that performs the computation of differences between the reference block and search block. It performs 256 SAD “Sum of Absolute Differences” per block and results the final distortion for each comparison out of 256 comparisons. There are total 16 PE modules that are required to meet the design specifications and the computation takes place in a way that same reference block is compared with the different locations with in the search block. Since the same reference block is being used by the 16 PE modules it is pipelined through a R pipe register with one clock cycle delay. It's the reason why each PE starts computation with one clock cycle delay.




Figure 3: Search computation & pipelining registers

- PE module Verilog Design code:

```

1  module pe(clock,R,s1,s2,s1s2mux,newDist,Accumulate,Rpipe);
2  input clock;
3  input [7:0] R,s1,s2;
4  input s1s2mux,newDist;
5  output [7:0] Accumulate,Rpipe;
6  reg [7:0] Accumulate,AccumulateIn,difference,Rpipe,s;
7  reg Carry;
8
9  always@(posedge clock) Rpipe= R;
10 always@(posedge clock) Accumulate=AccumulateIn;
11
12 always@(R or s1 or s2 or s1s2mux or newDist or Accumulate)
13 begin
14     if(s1s2mux) s=s1;
15     else s=s2;
16
17     if(R>s)
18         difference =R -s;
19     else
20         difference=s-R;
21     {Carry,AccumulateIn}=Accumulate+difference;
22     if(Carry==1) AccumulateIn=8'hFF;
23     else if(newDist==1) AccumulateIn=difference;
24 end
25 endmodule

```

2. Comparator Module:

It is the module that results the final best distortion along with its motion vectors. The output from the 16 PE's is compared against each other and whenever the new best is found it updates the best distortion so far with the new best distortion and this process continues till the end of the all the comparisons and the final result will be outputted as the Best distortion with the location.

- Verilog Code for Comparator design:

```

1  module Comparator(clock,CompStart,PEout,PEready,vectorX,vectorY,BestDist,motionX,motionY, pflag);
2  input clock;
3  input CompStart;
4  input [8*16-1:0] PEout;
5  input [15:0] PEready;
6  input [3:0] vectorX,vectorY;
7  input pflag;
8  output [7:0] BestDist;
9  output [3:0] motionX,motionY;
10 reg [7:0] BestDist,newDist;
11 reg [3:0] motionX,motionY;
12 reg newBest;
13 reg [8*16-1:0] tempPEout;
14
15 always@(posedge clock)
16     if(CompStart==0) BestDist<=8'hff;
17     else if(newBest==1)
18     begin
19         BestDist<=newDist;
20         motionX<=vectorX;
21         motionY<=vectorY;
22     end
23 always@(posedge clock)
24     if(pflag == 1) tempPEout[127:0] <= PEout[127:0] ;
25
26 always@(BestDist or tempPEout or PEready)
27 begin
28
29     case(PEready)
30         16'b0000000000000001: newDist=tempPEout[7:0];
31         16'b0000000000000010: newDist=tempPEout[15:8];
32         16'b0000000000000100: newDist=tempPEout[23:16];
33         16'b0000000000001000: newDist=tempPEout[31:24];
34         16'b0000000000010000: newDist=tempPEout[39:32];
35         16'b0000000000100000: newDist=tempPEout[47:40];
36         16'b0000000001000000: newDist=tempPEout[55:48];
37         16'b0000000010000000: newDist=tempPEout[63:56];
38         16'b0000000100000000: newDist=tempPEout[71:64];
39         16'b0000001000000000: newDist=tempPEout[79:72];
40         16'b0000010000000000: newDist=tempPEout[87:80];
41
42         16'b0000100000000000: newDist=tempPEout[95:88];
43         16'b0001000000000000: newDist=tempPEout[103:96];
44         16'b0010000000000000: newDist=tempPEout[111:104];
45         16'b0100000000000000: newDist=tempPEout[119:112];
46         16'b1000000000000000: newDist=tempPEout[127:120];
47     endcase
48     if( (CompStart==0)) newBest=0;
49     else if (newDist<BestDist) newBest=1;
50 else newBest=0;
51 end
52 endmodule

```

3. Controller Module:

The controller design strategy is to build one counter and decode logic to toggle the various control lines. It is the most important part of the design which determines the flow of execution of the design and which maintains the integrity of the overall design. It controls the flow starting from the dual ported memories and ending at the Comparator. The counter has to go high enough to calculate all of the distortion vectors. Controller controls the flow of 16 PE's which defines the order of computation of the reference frame with respect to the search frame. Here controller follows a mechanism of a counter.

- *Control points:*

1. *PE control lines:*

S1S2mux [15:0]; // S1-S2 mux control

NewDist [15:0]; // =1 when PE is starting a new distortion calculation

Comparator control lines:

Comp Start = 1 = // when PEs running

PEready [15:0]; // PEready[i] =1 when PE (i) has a new distortion vector

Vector X [3:0], Vector Y [3:0]; // Motion vector being evaluated

2. *Memory control lines:*

Memories organized in row-major format

Address R [7:0]; // address for Reference memory (0, 0) - (15, 15)

AddressS1 [9:0]; // address for first read port of Search mem

AddressS2 [9:0]; // second read port of Search mem (0, 0) - (30, 30)

- Verilog Code for Controller design:


```

1  module control (clock,start,S1S2mux,NewDist,CompStart,PEready,VectorX,VectorY,AddressR,AddressS1,AddressS2, pflag);
2  input clock;
3  input start;
4  output [15:0] S1S2mux;
5  output [15:0] NewDist ;
6  output CompStart;
7  output [15:0] PEready;
8  output [3:0] VectorX,VectorY;
9  output [7:0] AddressR;
10 output [9:0] AddressS1,AddressS2;
11 output pflag;
12 reg pflag;
13 reg [15:0] S1S2mux;
14 reg [15:0] NewDist;
15 reg CompStart;
16 reg [15:0] PEready;
17 reg [3:0] VectorX,VectorY;
18 reg [7:0] AddressR;
19 reg [9:0] AddressS1,AddressS2;
20 reg [12:0] count;
21 //reg [12:0] count_temp;
22 reg completed;
23 reg [11:0] temp;
24 integer i;
25 integer j;
26
27
28 always@(posedge clock) begin
29     if(start ==0)
30         count <= 12'b0;
31     else if (completed==0)
32     begin
33         count<=count+1'b1;
34     end
35     ...
36
37 end

39 always@(count)
40 begin
41
42     for(i=0;i<16;i=i+1)
43     begin
44         NewDist[i]=(count[7:0]==i) ;
45
46         PEready[i]=(NewDist[i] && !(count<256)) ;
47         S1S2mux[i]=(count[3:0] >= i) ;
48         CompStart = (! (count<256)) ;
49         if( (count % 255)==0 )
50             pflag = 1;
51         else
52             pflag = 0;
53
54     end
55     AddressR=count[7:0];
56     AddressS1=(count[11:8] + count[7:4])*32 +count[3:0];
57
58     temp = count[11:0]-16;
59     AddressS2=(temp[11:8] + temp[7:4])*32 + temp[3:0] + 16;
60
61     VectorX=count[3:0] - 8;
62     VectorY=count[11:8] - 8;
63     completed=(count == 4111);
64 end
65
66 endmodule

```

- *Top Module of the design code:*

Top module instantiation:

Top (topmodule. v) encloses the datapath (PE. v comparator. v) and control (control. v) modules.

The control signals are given by the controller and the status signals are given by the data path module.

The inputs to the Top module are clock, start, R, s1 and s2.

The outputs are motionx, motiony, AddressR, AddressS1, AddressS2, BestDist.

The control signals given by the controller are Address R; AddressS1, Address S2, vector x, vector y, Newdist, Comp start, PReady.

```

1  module topmodule (clock, start, R, s1, s2, motionx, motiony,AddressR, AddressS1, AddressS2,BestDist);
2  input clock;
3  input start;
4  input [7:0] R,s1,s2;
5  output [3:0]motionx;
6  output [3:0]motiony;
7  output [7:0]BestDist;
8  output [7:0]AddressR;
9  output [9:0]AddressS1;
10 output [9:0]AddressS2;
11
12 wire[15:0] s1s2mux;
13 wire[15:0] newDist;
14 wire[15:0] PReady;
15 wire CompStart;
16 wire[3:0] VectorX;
17 wire[3:0] VectorY;
18 wire[7:0] AddressR;
19 wire[9:0] AddressS1;
20 wire[9:0] AddressS2;
21 wire[7:0] bestdist;
22 wire[8*16-1:0] peout;
23 wire pflag;
24
25
26 control c (.clock(clock), .start(start), .S1S2mux(s1s2mux[15:0]), .NewDist(newDist[15:0]), .CompStart(CompStart), .PReady(PReady[15:0]), .VectorX(VectorX[3:0]), .VectorY(VectorY[3:0]), .BestDist(BestDist));
27
28 Comparator comparator1 (.clock(clock), .CompStart(CompStart), .PEOut(peout[8*16-1:0]), .PReady(PReady[15:0]), .vectorX(VectorX[3:0]), .vectorY(VectorY[3:0]), .BestDist(BestDist));
29
30 pe pe0(.clock(clock), .R(R[7:0]), .s1(s1[7:0]), .s2(s2[7:0]), .s1s2mux(s1s2mux[0]), .newDist(newDist[0]), .Accumulate(peout [7 : 0]), .Rpipe(Rpipe0));
31 pe pe1(.clock(clock), .R(Rpipe0), .s1(s1[7:0]), .s2(s2[7:0]), .s1s2mux(s1s2mux[1]), .newDist(newDist[1]), .Accumulate(peout [15 : 8]), .Rpipe(Rpipe1));
32 pe pe2(.clock(clock), .R(Rpipe1), .s1(s1[7:0]), .s2(s2[7:0]), .s1s2mux(s1s2mux[2]), .newDist(newDist[2]), .Accumulate(peout [23 : 16]), .Rpipe(Rpipe2));
33 pe pe3(.clock(clock), .R(Rpipe2), .s1(s1[7:0]), .s2(s2[7:0]), .s1s2mux(s1s2mux[3]), .newDist(newDist[3]), .Accumulate(peout [31 : 24]), .Rpipe(Rpipe3));
34 pe pe4(.clock(clock), .R(Rpipe3), .s1(s1[7:0]), .s2(s2[7:0]), .s1s2mux(s1s2mux[4]), .newDist(newDist[4]), .Accumulate(peout [39 : 32]), .Rpipe(Rpipe4));
35 pe pe5(.clock(clock), .R(Rpipe4), .s1(s1[7:0]), .s2(s2[7:0]), .s1s2mux(s1s2mux[5]), .newDist(newDist[5]), .Accumulate(peout [47 : 40]), .Rpipe(Rpipe5));
36 pe pe6(.clock(clock), .R(Rpipe5), .s1(s1[7:0]), .s2(s2[7:0]), .s1s2mux(s1s2mux[6]), .newDist(newDist[6]), .Accumulate(peout [55 : 48]), .Rpipe(Rpipe6));
37 pe pe7(.clock(clock), .R(Rpipe6), .s1(s1[7:0]), .s2(s2[7:0]), .s1s2mux(s1s2mux[7]), .newDist(newDist[7]), .Accumulate(peout [63 : 56]), .Rpipe(Rpipe7));
38 pe pe8(.clock(clock), .R(Rpipe7), .s1(s1[7:0]), .s2(s2[7:0]), .s1s2mux(s1s2mux[8]), .newDist(newDist[8]), .Accumulate(peout [71 : 64]), .Rpipe(Rpipe8));
39 pe pe9(.clock(clock), .R(Rpipe8), .s1(s1[7:0]), .s2(s2[7:0]), .s1s2mux(s1s2mux[9]), .newDist(newDist[9]), .Accumulate(peout [79 : 72]), .Rpipe(Rpipe9));
40 pe pe10(.clock(clock), .R(Rpipe9), .s1(s1[7:0]), .s2(s2[7:0]), .s1s2mux(s1s2mux[10]), .newDist(newDist[10]), .Accumulate(peout [87 : 80]), .Rpipe(Rpipe10));
41 pe pe11(.clock(clock), .R(Rpipe10), .s1(s1[7:0]), .s2(s2[7:0]), .s1s2mux(s1s2mux[11]), .newDist(newDist[11]), .Accumulate(peout [95 : 88]), .Rpipe(Rpipe11));
42 pe pe12(.clock(clock), .R(Rpipe11), .s1(s1[7:0]), .s2(s2[7:0]), .s1s2mux(s1s2mux[12]), .newDist(newDist[12]), .Accumulate(peout [103 : 96]), .Rpipe(Rpipe12));
43 pe pe13(.clock(clock), .R(Rpipe12), .s1(s1[7:0]), .s2(s2[7:0]), .s1s2mux(s1s2mux[13]), .newDist(newDist[13]), .Accumulate(peout [111 : 104]), .Rpipe(Rpipe13));
44 pe pe14(.clock(clock), .R(Rpipe13), .s1(s1[7:0]), .s2(s2[7:0]), .s1s2mux(s1s2mux[14]), .newDist(newDist[14]), .Accumulate(peout [119 : 112]), .Rpipe(Rpipe14));
45 pe pe15(.clock(clock), .R(Rpipe14), .s1(s1[7:0]), .s2(s2[7:0]), .s1s2mux(s1s2mux[15]), .newDist(newDist[15]), .Accumulate(peout [127 : 120]));
46
47 endmodule

```

- *Testbench for the design:*

Testbench module (top_tb.v) consists of the top module along with the memory modules. Memories receive the address from the control.v module and outputs the data to the datapath module (comparator.v & PE.v). Both control.v and datapath modules (comparator.v & PE.v) are enclosed in top module.

```

1  `timescale 1ns/10ps
2  module timeunit;
3      initial $timeformat(-9,1," ns",9);
4  endmodule
5
6  module toplevel_testbench_op ( ) ;
7      wire[3:0]      motionx;
8      wire[3:0]      motiony;
9      wire[7:0]      AddressR;
10     wire[9:0]      AddressS1;
11     wire[9:0]      AddressS2;
12
13     reg             clock;
14     reg             start;
15     reg[7:0]        R;
16     reg[7:0]        s1;
17     reg[7:0]        s2;
18     reg[7:0]        R_mem[255:0];
19     reg[7:0]        s1_mem[960:0];
20     reg[7:0]        s2_mem[960:0];
21     integer i,j;
22

```


```


23     always #10 clock = ~clock;
24     initial
25     begin
26         $readmemh("rmem_data.hex", R_mem);
27         $readmemh("smem_data.hex", s1_mem);
28         $readmemh("smem_data.hex", s2_mem);
29         assign R=    R_mem[AddressR] ;
30         assign s1=    s1_mem[AddressS1];
31         assign s2=    s2_mem[AddressS2];
32
33         clock = 1'b0;
34         start = 1'b0;
35         @(posedge clock);
36         #1 start= 1'b1;
37
38         #83320
39         $finish;
40     end
41
42     topmodule dut (
43         .motionx      (motionx[3:0]),
44         .motiony      (motiony[3:0]),
45
46         .start        (start),
47         .clock         (clock),
48         .R             (R[7:0]),
49         .s1            (s1[7:0]),
50         .s2            (s2[7:0]),
51         .AddressR      (AddressR[7:0]),
52         .AddressS1     (AddressS1[9:0]),
53         .AddressS2     (AddressS2[9:0]));
54     endmodule

```


- Waveforms of VCS Simulation :

1. Comparator :







2. PE:



3. Controller:



- *Top level Block Diagram:*



- **Verification:**

The functionality of the whole design is verified as follows.

- We have written a Verilog code for test bench for the design module to ensure the correctness of its functionality. We have tested and verified functional correctness of the design, by passing the random series of 1's and 0's from two hex files, rmem.hex & smem.hex respectively through the design topmodule, to simulate the reference memory and search memory. We have simulated test bench, checked the respective waveforms in the Synopsys tool. We have inspected the waveform of the test bench, by including all the signals in the design during simulation and then checking for the value for Motion vector in the output memory which file made the design robust and functionally correct. After verification synthesis is done using the Verilog code.

- **Physical Design Reports:**

- **Synthesis:**

- Target Clock: 260 MHz: Period: 3.846 ns
- Target Library: saed32_max.db
- Input and Output Delay: 0 ns

Slack (MET) : 1.94


c/rem_49_I16/U42/Y (AND2X1_HVT)	0.03	1.54 f
c/rem_49_I16/U54/Y (AND2X1_HVT)	0.03	1.57 f
c/rem_49_I16/U66/Y (AND2X1_HVT)	0.03	1.59 f
c/rem_49_I16/U4/Y (AO21X1_HVT)	0.06	1.65 f
c/rem_49_I16/U101/Y (MUX21X1_HVT)	0.04	1.69 r
c/rem_49_I16/remainder[7] (control_DW_div_uns_0)	0.00	1.69 r
c/U5/Y (NOR4X1_HVT)	0.06	1.74 f
c/U29/Y (AND2X1_HVT)	0.05	1.79 f
c/pflag (control)	0.00	1.79 f
comparator1/pflag (Comparator)	0.00	1.79 f
comparator1/U128/Y (INVX1_HVT)	0.03	1.83 r
comparator1/U111/Y (INVX1_HVT)	0.04	1.87 f
comparator1/U206/Y (AO22X1_HVT)	0.03	1.89 f
comparator1/tempPEout_reg[101]/D (DFFX1_HVT)	0.00	1.89 f
data arrival time		1.89
clock ideal_clock1 (rise edge)	3.85	3.85
clock network delay (ideal)	0.00	3.85
comparator1/tempPEout_reg[101]/CLK (DFFX1_HVT)	0.00	3.85 r
library setup time	-0.01	3.83
data required time		3.83

data required time		3.83
data arrival time		-1.89

slack (MET)		1.94

➤ Place and Route

- Target Library: saed32_max.db
- Clock: 3.864ns



Chip Area: 52854 sites

```
*****
Report : Chip Summary
Design : topmodule
Version: I-2013.12-ICC-SP3
Date   : Mon Dec 19 21:27:30 2016
*****
Std cell utilization: 60.30% (31872/(52854-0))
(Non-fixed + Fixed)
Std cell utilization: 60.30% (31872/(52854-0))
(Non-fixed only)
Chip area:          52854      sites, bbox (5.00 5.00 121.43 120.37) um
Std cell area:      31872      sites, (non-fixed:31872 fixed:0)
                   2357      cells, (non-fixed:2357 fixed:0)
Macro cell area:    0         sites
                   0         cells
Placement blockages: 0        sites, (excluding fixed std cells)
                   0        sites, (include fixed std cells & chimney area)
                   0        sites, (complete p/g net blockages)
Routing blockages:  0        sites, (partial p/g net blockages)
                   0        sites, (routing blockages and signal pre-route)
Lib cell count:     28
Avg. std cell width: 1.89 um
Site array:         unit      (width: 0.152 um, height: 1.672 um, rows: 69)
Physical DB scale:  1000 db_unit = 1 um
```


Power: 357.0981uW

Global Operating Voltage = 1.16
 Power-specific unit information :
 Voltage Units = 1V
 Capacitance Units = 1.000000ff
 Time Units = 1ns
 Dynamic Power Units = 1uW (derived from V,C,T units)
 Leakage Power Units = 1pW

Cell Internal Power = 0.0000 uW (0%)
 Net Switching Power = 140.8269 uW (100%)

 Total Dynamic Power = 140.8269 uW (100%)
 Cell Leakage Power = 216.2712 uW

Power Group	Internal Power	Switching Power	Leakage Power	Total Power	(%)	Attrs
io_pad	0.0000	0.0000	0.0000	0.0000	(0.00%)	
memory	0.0000	0.0000	0.0000	0.0000	(0.00%)	
black_box	0.0000	0.0000	0.0000	0.0000	(0.00%)	
clock_network	0.0000	0.0000	0.0000	0.0000	(0.00%)	
register	0.0000	22.3771	5.7247e+07	79.6245	(22.30%)	
sequential	0.0000	0.0000	1.1548e+06	1.1548	(0.32%)	
combinational	0.0000	118.4498	1.5787e+08	276.3188	(77.38%)	
Total	0.0000 uW	140.8269 uW	2.1627e+08 pW	357.0981 uW		
1						

Hold Time: 0.06

Startpoint: comparator1/motionX_reg[1]
 (rising edge-triggered flip-flop clocked by ideal_clock1)
 Endpoint: motionx[1] (output port clocked by ideal_clock1)
 Path Group: ideal_clock1
 Path Type: min

Point	Incr	Path
clock ideal_clock1 (rise edge)	0.00	0.00
clock network delay (ideal)	0.00	0.00
comparator1/motionX_reg[1]/CLK (DFFX1_HVT)	0.00	0.00 r
comparator1/motionX_reg[1]/Q (DFFX1_HVT)	0.06	0.06 r
comparator1/motionX[1] (Comparator)	0.00	0.06 r
motionx[1] (out)	0.00 *	0.06 r
data arrival time		0.06
clock ideal_clock1 (rise edge)	0.00	0.00
clock network delay (ideal)	0.00	0.00
output external delay	0.00	0.00
data required time		0.00
data required time		0.00
data arrival time		-0.06
slack (MET)		0.06

Set Up Time: 1.37

c/rem_49_I16/U4/Y (MUX21X1_HVT)	0.00 *	1.94 r
c/rem_49_I16/U101/Y (MUX21X1_HVT)	0.04 *	1.94 r
c/rem_49_I16/remainder[7] (control_DW_div_uns_0)	0.00	1.94 r
c/U5/Y (NOR4X1_HVT)	0.06 *	2.00 f
c/U29/Y (AND2X1_HVT)	0.22 *	2.22 f
c/pflag (control)	0.00	2.22 f
comparator1/pflag (Comparator)	0.00	2.22 f
comparator1/U119/Y (NBUFFX2_HVT)	0.09 *	2.31 f
comparator1/U120/Y (INVX1_HVT)	0.09 *	2.40 r
comparator1/U35/Y (AO22X1_HVT)	0.05 *	2.45 r
comparator1/tempPEout_reg[62]/D (DFFX1_HVT)	0.00 *	2.45 r
data arrival time		2.45
<hr/>		
clock ideal_clock1 (rise edge)	3.85	3.85
clock network delay (ideal)	0.00	3.85
comparator1/tempPEout_reg[62]/CLK (DFFX1_HVT)	0.00	3.85 r
library setup time	-0.02	3.82
data required time		3.82
<hr/>		
data required time		3.82
data arrival time		-2.45
<hr/>		
slack (MET)		1.37

- **Summary:**
- ✓ **Design & Verification**
 - **RTL design – Done**
 - **Verification - Done**
- ✓ **Synthesis - Done**
 - **Clock: 260MHz (3.846ns)**
 - **Input and Output Delays: Set at Zero,**
 - **Min Area, Min Power**
 - **Slack(MET): 1.94**
- ✓ **Place and Route**
 - **Chip Layout - Done**
 - **Chip Area: 52854 sites**
 - **Chip Power: 357.0981uW**
- ✓ **Post-Layout Primetime**
 - **Positive Slack on: Hold and Setup timings: MET (Hold: 0.06, Setup: 1.37)**

- **CONCLUSION:**

Thus, specified functionality of motion estimator is implemented in Verilog design and verified using Verilog testbench. Further, the design is successfully synthesized and placement and routing is applied to it so as to find out its post layout chip area required and power consumption. We also checked that the design fulfills the timing requirements.

In all, throughout the process of implementation, we demonstrated the skills in designing a substantial digital system using the Verilog/Synthesis techniques taught in class.

Also, the project helped us to gain skills of ASIC implementation using Synopsys EDA tools. we saw the global scenario in video compression and came across with a real time problems and found a way to solve this challenge.

- **Reference:**

[1] M. E. Rizkalla, et. al. "Hardware Implementaion of Block-based Motion Estimation for Real Time Applications," Journal of VLSI Signal Processing, pp. 139-159, 2007

[2] R. Meagher, et. al, "VHDL Design for Real Time Motion Estimation Video Applications," Journal of Signal Processing Systems, Oct. 2008

[3] S. Lee, J. Kim, and S. Chae, "New motion estimation algorithm using adaptively quantized low bit-resolution image and its VLSI architecture for MPEG2 video encoding," IEEE Transactions on Circuits and Systems for Video Technology, vol. 8, no. 6, pp. 734-744, 1998

Advanced digital Design with Verilog HDL, Michael D. Ciletti.

Verilog HDL A Guide to Digital Design and Synthesis, IEEE 1364-2001 Compliant, Samir Palnitkar.