


TOS for the Raspberry Pi

Yeqing Yan
Abhijit Parate

Overview


- Hardware Architecture of the Raspberry Pi
 - ARM Assembler
 - Boot Sequence
 - Context Switch
 - Exception/Interrupt Handling
 - Framebuffer



1

Raspberry Pi Overview

- Credit card sized computer developed by Raspberry Pi Foundation.
- Developed to promote teaching of basic computer science.
- Its very low cost (\$25) and low powered.
- It comes with Broadcom SoC (System-on-Chip) which includes an ARM CPU and a GPU.
- 256MB to 1GB RAM.
- SD card to store the OS and other data.
- Few connectors to connect external devices including Internet.
- Homepage: <https://www.raspberrypi.org/>



2

Inputs & Outputs

- 10/100 Mbit/s Ethernet port (RJ45)
- 2 x USB (I/O)
- HDMI 1.4 - Audio and Video (O)
- Composite Video (O)
- 3.5mm Audio connector (O)
- 15 MIPI Camera Interface (I)
- DSI (Display Serial Interface) (O)
- Onboard Integrated Interchip Sound (I)
- 17 GPIO Pins (8 General & others multifunctional) (I/O)

Models

Model	1 Gen			2nd Gen	ZERO	3rd Gen
	A	A+	B			
Year	2013	2014	2012	2015	2015	2016
Cost	\$25	\$20	\$35	\$25	\$35	\$35
SoC	BCM2835	BCM2835	BCM2836	BCM2835	BCM2837	
CPU	ARM1176JZF-S @700MHz		CorTEX-A7 @900MHz	ARM1176JZF-S @1.0GHz	ARM Cortex-A53 @1.2GHz	
RAM	256 MB		512 MB	1 GB	512 MB	1 GB
GPU				Broadcom VideoCore IV		
Others	1 USB Ethernet 8 GPIO	2 USB Ethernet 17 GPIO	4 USB Ethernet 17 GPIO	I Micro USB 46 GPIO	4 USB Wifi 802.11n Bluetooth 4.1 17 GPIO	

3

6

Model B Specs

- SOC:** Broadcom BCM 2835
 - CPU : 700 MHz Single-core
 - GPU : Broadcom VideoCore IV @ 250 MHz
- RAM:** 512 MB
- Storage:** SD card up to 512GB
- Video:**
 - Out: HDMI and Composite out | In : 15 pin MIPI Camera Interface
- Audio:**
 - Out: 3.5 mm Jack | In : IIS pins
 - Ethernet 10/100 Mbit/s (RJ45)
 - 17 GPIO Pins
- Other connections**


7

Processor Operating Modes

- User mode:** Program being executed is unable to access some protected system resources or to change mode, other than by causing an exception to occur.
- The modes other than User mode are known as privileged modes, five of them are known as exception modes, they are entered when specific exceptions occur.
 - FIQ (Fast Interrupt)
 - IRQ (Regular Interrupt)
 - Supervisor
 - Abort
 - Undefined
- System mode** is a privileged mode which is not entered by any exception and has exactly the same registers available as User mode, but it is not subject to the User mode restrictions.
- The operating modes are controlled by using mode control bits from CPSR (see later slides)


10

SoC Architecture (Model B)



8

Transitions of the CPU states used for TOS



11

Processor Operating Modes

User Mode Restricted access to special registers and other protected resources

FIQ Fast Interrupt Mode

IRQ* Interrupt (Regular) Mode

Supervisor Full control of hardware

Abort On failure to load instructions or data from memory

Undefined Instruction is undefined

System* Same degree of privilege as supervisor mode

Registers

- The ARM processor has a total of 37 registers
 - 31 general-purpose registers, including a program counter (PC) are 32 bits wide.
 - 6 status registers. These registers are also 32 bits wide.
- Registers are arranged in partially overlapping banks, with the current-purpose register mode controlling which bank is available. At any time, 15 general-purpose registers (R0 to R14), one or two status registers (CPSR or SPSR), and the program counter (R15; also called PC) are visible.
- The general-purpose registers R0 to R15 can be split into three groups.
 - These groups differ in the way they are banked and in their special-purpose uses:
 - The unbanked registers, R0 to R7
 - The banked registers, R8 to R14
 - Register 15, the PC

* = Used in TOS

9

12

General Purpose Registers

	SP - Stack pointer	R0	R0	R0	R0	R0	R0
	LR - Link register	:	:	:	:	:	*
	PC - Program counter	:	:	:	:	*	*
R14 (LR)	R15 (PC)	:	:	:	:	*	*
R12	R13 (SP)	R8	R8	R8	R8	R8	R8
R10	R11	*	*	*	*	*	*
R8	R9	*	*	*	*	*	*
R6	R7	R13	R13	R13	R13	R13	CPSR - Current Program Status Register
R4	R5	R14	R14	R14	R14	R14	R14
R2	R3	R15	R15	R15	R15	R15	SPSR - Saved Program State Register
R0	R1	CPSR	SPSR	SPSR	SPSR	SPSR	Undefined
	User / System	IRQ	IRQ	IRQ	IRQ	IRQ	Abort


13

16

General Purpose Registers

- 64 byte register bank
- 16 registers x 32-bit each
- Can be used as 32 floating point registers
- R15 Program Counter
- R14 Link Register
- R13 Stack Pointer
- R12 Intra-Procedural scratch register
- RO to R11 are truly general purpose registers
- RO to R11 are truly general purpose registers

Current Program Status Register (CPSR)



CPSR is also called **SPSR** (Saved State Program Register) in privileged modes & has same structure.

14

17

Instruction	Usage
add <dest>, <value1>, <value2>	ADD adds two values. The value1 comes from a register, the value2 can be either an immediate value or a value from a register. The result is stored to dest register.
b11 <target_address>	B (Branch) and BL (Branch and Link) cause a branch to a target address, and provide both conditional and unconditional changes to program flow. BL also stores a return address in the link register, R14.
cmp <value1>, <value2>	CMP (Compare) compares two values. The first value comes from a register. The second value can be either an immediate value or a value from a register.
mov <dest>, <src>	MOV (Move) writes a value to the destination register. The value can be either an immediate value or a value from a register.
pop {r4..r5}	POP (Pop Multiple Registers) loads a subset (or possibly all) of the general-purpose registers and the PC, from the stack.
push {r4..r5}	PUSH (Push Multiple Registers) stores a subset (or possibly all) of the general-purpose registers and the LR to the stack.

17

ARM Subroutines

Flags	N	Z	C	V	Q	X	X	J
Negative								
Zero								
Carry								
Overflow								
Saturation Flag								
Jazzelle State Bit								

31


24

Assembly	Machine Code	Assembly
e3 a0 01 00	mov r1, #0	
eb 00 00 00	bl L2	
ea ff ff fe	L1: b L1	
e2 81 10 01	L2: add r1, r1, #1	
e1 a0 f0 0e	mov pc, lr	
PC 0x0	PC 0xC	PC 0x10
LR 0x0	LR 0x8	LR 0x8
R1 0x0	R1 0x1	R1 0x1


15

18

ARM Nested Subroutine Calls




GPIO Hardware side (LED)



GPIO


GPIO software side




20 21 22 23

GPIO

GPIO software side



21



24

- General-Purpose I/O are generic pins on the Raspberry Pi that can be controlled by the user at run time.

Can be configured for input or output.

Input:

- Button, temperature, accelerometer, carbon-monoxide, etc.

Output:

- LED, relais, motor, etc.

Boot Sequence

Step II

- 'bootcode.bin' is a stage 2 bootloader.
- 'bootcode.bin' has enough intelligence to activate the RAM.
- GPU the searches for 'start.elf' which is stage 3 bootloader.
- GPU turns on the the RAM and copies 'start.elf' to 0x00000000.
- 'start.elf' has default Raspberry Pi configurations and settings.
- GPU reads other files such as 'config.txt' which has configuration settings to override the default configuration of the Raspberry Pi.

NOTE:
Much of the Broadcom and Raspberry Pi functionality is proprietary and only available under an NDA.

25

Root folder

/boot
|- bootcode.bin
|- cmdline.txt
|- config.txt
|- kernel.img
|- start.elf
|- ...

bootcode.bin:
Contains ARM code. Is 2nd stage bootloader that enables RAM. It is a Broadcom proprietary image.
cmdline.txt:
Contains command line parameters for kernel

config.txt:
Contains hardware configuration details. Used to alter the default values of video mode, alter system clock speeds, voltages, etc. at boot time.
start.elf:
GPU binary firmware image.

kernel
The image of the OS to load into RAM, i.e., the TOS image. It has ARM executable code.

26

Step III

- GPU reads 'cmdline.txt' if available which contains the command line parameters for the kernel that is to be loaded.
- GPU loads 'kernel' at 0x8000 and turns on main CPU
- Main CPU starts executing the code from 0x8000.
- 'kernel' contains the OS image (e.g., Raspbian, TOS)

28

Step I

- On power on GPU runs first.
- Main CPU is off and is held in inactive state.
- GPU hardwired to read instructions from ROM on boot.
- GPU starts executing instructions from ROM (Also called as 1st stage bootloader)
- ROM has instructions to activate the SD Card.
- GPU searches for 'bootcode.bin' on SD Card and copies it in the cache memory (L2 Cache).

config.txt

- It is a simple text file with '.txt' extension placed in root folder in the SD card. It is used to configure the Raspberry Pi during the boot process.
- **Memory Division Options** - Allows partition of memory among CPU and GPU. Default is 64MB for GPU and rest for CPU.
- **Audio** - disable or enable 3.5mm audio jack.
- **Video Mode** - to change the default display settings and output.
- **Overclocking Options** - alter default frequencies of CPU, GPU, RAM and Voltages.
- **Conditional Filters** - provide options to filter setting for different models of raspberry pi and serial numbers.

27

30

Sample config.txt

```

# Uncomment if you get no picture on HDMI for a default "safe" mode

# Uncomment this if your display has a black border of unused pixels visible
# and your display can output without overscan.
#disabled_overscan=1

# Uncomment the following to adjust overscan. Use positive numbers if console
# goes off screen, and negative if there is too much border.
overscan_left=20
overscan_right=20
overscan_top=20
overscan_bottom=20

# Uncomment to force a console size. By default it will be display's size minus
# overscan.
#framebuffer_width=1280
#framebuffer_height=720

```

Debug (QEMU side)

- QEMU allows us to debug the kernel. Run the following command to start QEMU:

QEMU Options	Description
-S	Shorthand for -qdb:tcp::1234, open a gdbserver on TCP port 1234
-S	Do not start CPU at startup(Wait for attach gdb)
-M raspi	Select Raspi as Emulated Machine
-cpu arm1176	Select CPU
-kernel kernel.IMG	Select kernel image

TOS Compile Process (Object files)

- Generate object files (eg. main.o)

Option	Description
-g	Enable debug information
-Wall	Show warning messages
-nostdinc	Do not search standard system directories for header files
-fomit-frame-pointer	Do not keep frame pointer in a register
-fno-defer-pop	Always pop the arguments to each function call as soon as that function returns
-mcpu=arm1176jf-s	Raspberry Pi 1 model Buses CPU ARM1176JZF-S

Debug (GDB side)

- Run follow command to start gdb and connect to QEMU:
arm-none-eabi-gdb -tui -x gdb_cmd

Option	Description
-g	Enable debug information
-Wall	Show warning messages
-nostdinc	Do not search standard system directories for header files
-fomit-frame-pointer	Do not keep frame pointer in a register
-fno-defer-pop	Always pop the arguments to each function call as soon as that function returns
-fcpu=arm1176jzf-s	Raspberry Pi, model Buses CPU ARM1176JZF-S

TOS Comnila Process (Kernel)

- ARM does not have assembly instructions for division (*I*) and mod (%) operations.
 - We need arm-none-eabi-gcc to provide the library which implements division and mod, then pass the link option to ld through -Wl option.
 - Highlighted options are the options send to linker.

- -nostartfiles means do not use standard system startup files when linking
`arm-none-eabi-gcc -nostartfiles build/process.o build/main.o -o build/out/outelf`
- `-Wl,--section-start,.init_0x8000 --section-start...`

GND text user interface

Resign() implementation

```

/* Use dispatcher_Impl() helper function, so all code in resign() is in assembly
 */
void dispatcher_Impl() {
    active_proc = dispatcher();
}

void resign() {
    asm("push {r9-r12, r14}");
    /* Set active process */
    asm("mov %[old_sp], %%sp" : "[old_sp] =r" (active_proc->sp));
    asm("b1 dispatcher_Impl");
    asm("mov %sp, %[new_sp]" : : "[new_sp] =r" (active_proc->sp));
    asm("pop {r9-r12, pc}");
}


```

37 38 39 40

Context Switch

create_process()

- Stack frames look similar between TOS on x86 and TOS for the Raspberry Pi




38 39 40

Exceptions/Interrupts

resign()

- Stack frame looks similar between TOS on x86 and TOS on Raspberry Pi.
- On Raspberry Pi, the stack layout will change when supporting interrupts.



Stack frame of Process 1 after it call resign()

ARM Exceptions

- Exceptions are generated by internal and external sources to cause the processor to handle an event, such as an externally generated interrupt or an attempt to execute an undefined instruction.
- The processor state just before handling the exception is normally preserved so that the original program can be resumed when the exception routine has completed. More than one exception can happen at the same time.
- The ARM architecture supports seven types of exceptions. When an exception occurs, execution is forced from a fixed memory address corresponding to the type of the exception. These fixed addresses are called the exception vectors.

41 42

Exception Types

Exception type	Mode	Address	Description
Reset	Supervisor	0x00000000	When the Reset input is asserted on the processor, the ARM processor immediately stops execution of the current instruction.
Undefined Instruction	Undefined	0x00000004	If an attempt is made to execute an instruction that is UNDEFINED, an Undefined Instruction exception occurs.
Software Interrupt (SWI)	Supervisor	0x00000008	The Software Interrupt instruction (SWI) enters Supervisor mode to request a particular supervisor operating system function.
Prefetch Abort	Abort	0x0000000C	Fetch an instruction from an illegal address, the instruction is flagged as invalid.
Data Abort	Abort	0x00000010	A data transfer instruction attempts to load or store data at an illegal address.
IRQ (interrupt)	IRQ	0x00000018	The IRQ exception is generated externally by asserting the IRQ input on the processor.
FIQ (fast interrupt)	FIQ	0x0000001C	The FIQ exception is generated externally by asserting the FIQ input on the processor.

46

Exceptions

- When an exception happens, CPU will enter corresponding mode by changing 5 bits in the CPSR[4:0] register.
- Many exceptions are synchronous events related to instruction execution in the OS kernel. However, asynchronous events cause the following exception to occur:
 - Reset
 - Interrupts (FIQ, IRQ, software interrupts)

Exception Vectors structure

```
.section .text
_vectors:
    ldr pc, _reset_addr // 0x0
    ldr pc, _undefined_addr // 0x4
    ldr pc, _swi_addr // 0x8
    ldr pc, _prefetch_addr // 0xC
    ldr pc, _abort_addr // 0x10
    ldr pc, _reserved_addr // 0x14
    ldr pc, _irq_addr // 0x18
    ldr pc, _fiq_addr // 0x1C

    reset_addr:
        .word reset_handler
    undefined_addr:
        .word undefined_handler
    swi_addr:
        .word swi_handler
    prefetch_addr:
        .word prefetch_handler
    abort_addr:
        .word abort_handler
    reserved_addr:
        .word reserved_handler
    irq_addr:
        .word master_isr
    fiq_addr:
        .word fiq_handler

_endvectors:           Store 32-bit function address
```

/-----\

Exception Vectors need to be copied to address 0x00000000

Can not use ldr pc, reset_handler here, since function reset_handler() might be far away from here that exceed the offset limitation.

Exception Priorities

- If two or more exceptions occur simultaneously, the exceptions are dealt with in the fixed order given in the table.
- Reset is the only non-maskable event in ARM architecture.
- FIQ has a higher priority than IRQ, it used in a way analogous to the non-maskable (NMI) interrupt found on other processors like x86, although FIQ can be masked in ARM.
- ARM instructions do not support division, gcc provide library to do the division, when divide-by-zero happened, it returns 2³¹-1 rather than raise an exception.

47

Setup Exception Vectors

```
.section .init
// After kernel_oring loaded, processor is in supervisor mode
ldr r0, =_vectors // Exception Vectors start address in previous slides
mov r1, #0x0000 // Destination address 0x0


// Copy Exception vectors (64 Byte) to memory start from 0x00000000
ldmia r0!, {r2-r9} // Load 32 bytes starting from _vectors into register r2-r9
strmia r1!, {r2-r9} // Store register r2-r9 to memory 0x00000000.
ldmia r0!, {r2-r9} // Repeat For next 32 bytes
strmia r1!, {r2-r9}

cpsid i, #0x1F // Change CPSR to System mode (0x1)
mov sp, #0xA0000000 // Set up Stack pointer for SVS mode
b kernel_main // call kernel_main function
```

- Interrupt (IRQ) is a type of exception in ARM.
- All exceptions in ARM are handled by different functions, reset_handler() for Reset exception, master_isr() for IRQ exception, etc...
- All IRQs will go through master_isr() at address 0x00000018.
- We need to implement master_isr() by ourselves, in master_isr(), we check IRQ pending bits to determine which IRQ subroutine we need to execute.

System boot up

bootloader



48

Interrupts/ISR initialize

```


#define TIMER_IRQ 0
#define ARM_TIMER_BASE 0x2000B200
#define ENABLE_BASE_1 0x2000B218
#define TIMER_CTRL_32BIT (1 << 1) // Use 32-bit counter
#define TIMER_CTRL_ENABLE (1 << 2) // Timer Enabled
#define TIMER_CTRL_INVAL (1 << 3) // Enable timer interrupt
#define INTR_TIMER_CTRL_PRESCALE_1 (0 << 2) // Prescale 1

/* Init timer */
void init_timer(void) {
    /* Initialize Interrupts */
    void init_interrupts(void) {
        int i;
        interrupts_table[i] = NULL;
        for (i = 0; i < INTERRUPTS_NUMBER; i++) {
            init_timer();
        }
        // Enable IRQ bit in CPSR
        asm("mrs r0, cpsr");
        asm("bic r0, r0, #0x0080");
        asm("msr cpsr, r0");
    }
}

```

49

IRQ Handle Process Flow chart



52

Interrupt Controller

- ARM architecture does not have I/O ports, all communication with hardware is done via memory-mapped I/O.
- Interrupts are handled by an external Broadcom chip (BCM 2835)
- To communicate with the ARM interrupt controller, read/write to Base Address $0x2000B200 + \text{Offset}$ (see BCM 2835 Manual Section 7.5)
- When an IRQ happens, the interrupt pending registers in memory mapped address (0x2000B200-0x2000B208) show which IRQ happened.
- E.g., bit 0 off address 0x2000B200 shows the IRQ0 (Timer). In the interrupt handler, if the bit 0 is 1, we need to run `irq_isr()`.

master_isr() implementation

- When processor went into IRQ mode, it will have its own stack, since we do not want to use stack in IRQ mode, we jump back to the beginning of `master_isr()`

```

void master_isr(void) {
    // When CPU enters IRQ mode, the Link Register(R14) will have value PC+4, where PC is the address
    // of the instruction that was NOT executed because the IRQ took priority. In order to return to
    // the right address(PC), we need to minus R14 by 4
    asm("sub lr, lr, #4");

    // SIS (Store Return State) stores the LR and SPSR of the current mode (IRQ) to the stack in SYS mode
    // pointer before storing values onto stack. "-1" means after store R14 and SPSR of the IRQ mode into SYS
    // mode stack. To indicate the stack pointer in SYS mode,
    asm("push {r12, r14}"); // Change LR to SYS mode, "-1" means disable IRQ. "0x1f" means SYSTEM mode.
    asm("pop {r12, r14}"); // Save registers.
    asm("push {r0, r15}"); // handler IRQs
    asm("push {r0, r15}"); // call dispatcher()
    asm("mov %sp, %new_sp"); // : : new_sp" : active.proc->sp); // get new process stack pointer
    asm("pop {r0,r12, r14}"); // Restore registers
    asm("mov %r0, %r12"); // (return from exception) loads R0, SPSR on sys stack into PC and CPSR registers. "r0" means update value in sp after instruction.
    asm("pea sp, r15"); // means increment stack pointer after read from stack. "-1" means update value in sp after instruction.
}

```

53

ARM Interrupt Controller

- Offset 0x200 used to determine pending IRQs.
- Offset 0x218 used for enabling IRQs.
- Offset 0x224 used for disabling IRQs.

Address offset	Usage
0x200	IRQ basic pending
0x218	Enable Basic IRQs
0x224	Disable Basic IRQs

```

void irq_handler(void) {
    // IRQ Base Pending address
    volatile unsigned int irq_address = (unsigned int *) 0x2000B200;

    // Timer is IRQ 0
    unsigned int TIMER_IRQ = 0;
    if ((~irq_address) & TIMER_IRQ_BIT == 1 << TIMER_IRQ) {
        // Handle Timer IRQ
        // Will call isr_timer() & TIMER_IRQ_BIT = 1 << TIMER_IRQ
        interrupt_table[TIMER_IRQ]();
    }
    // Handle other IRQs here
}

```

51

irq_handler() example

```

void irq_handler(void) {
    // IRQ Base Pending address
    volatile unsigned int irq_address = (unsigned int *) 0x2000B200;

    // Timer is IRQ 0
    unsigned int TIMER_IRQ = 0;
    if ((~irq_address) & TIMER_IRQ_BIT == 1 << TIMER_IRQ) {
        // Handle Timer IRQ
        interrupt_table[TIMER_IRQ]();
    }
    // Will call isr_timer() & TIMER_IRQ_BIT = 1 << TIMER_IRQ
    interrupt_table[TIMER_IRQ]();
}

// Handle other IRQs here
}

```

54

IRQ Handling

```

000018: e59ff018 1dr pc, irq_addr
<irq_addr>: 00012070 .word 0x00020000
11e70: <master_isr>: 00012070 .word 0x00020000

<master_isr>:
 20000: e24ec004 sub lr, lr, #4
 20004: f9dd05ff srsdb #0x1f1
 20008: c9d5ff0f cpsid i, #0x1f
 2000c: e92dffff push {r0-r12, r14}
 20010-2001c: mov active_proc->sp, r13
 20020: ebfffffb9 b1 irq_handler
 20024: ebffff834 b1 dispatcher_impl
 20028-20034: mov r13, active_proc->sp
 20038: e8bd5fff pop {r0-r12, r14}
 2003c: f80da000 rfeia sp!

```

55

IRQ Handling

```


000018: e59ff018 1dr pc, irq_addr
<irq_addr>: 00012070 .word 0x00020000
11e70: <master_isr>: 00012070 .word 0x00020000

<master_isr>:
 20000: e24ec004 sub lr, lr, #4
 20004: f9dd05ff srsdb #0x1f1
 20008: c9d5ff0f cpsid i, #0x1f
 2000c: e92dffff push {r0-r12, r14}
 20010-2001c: mov active_proc->sp, r13
 20020: ebfffffb9 b1 irq_handler
 20024: ebffff834 b1 dispatcher_impl
 20028-20034: mov r13, active_proc->sp
 20038: e8bd5fff pop {r0-r12, r14}
 2003c: f80da000 rfeia sp!

```

55

IRQ Mode



58

IRQ Handling

```

000018: e59ff018 1dr pc, irq_addr
<irq_addr>: 00012070 .word 0x00020000
11e70: <master_isr>: 00012070 .word 0x00020000

<master_isr>:
 20000: e24ec004 sub lr, lr, #4
 20004: f9dd05ff srsdb #0x1f1
 20008: c9d5ff0f cpsid i, #0x1f
 2000c: e92dffff push {r0-r12, r14}
 20010-2001c: mov active_proc->sp, r13
 20020: ebfffffb9 b1 irq_handler
 20024: ebffff834 b1 dispatcher_impl
 20028-20034: mov r13, active_proc->sp
 20038: e8bd5fff pop {r0-r12, r14}
 2003c: f80da000 rfeia sp!

```

56

IRQ Handling

```


000018: e59ff018 1dr pc, irq_addr
<irq_addr>: 00012070 .word 0x00020000
11e70: <master_isr>: 00012070 .word 0x00020000

<master_isr>:
 20000: e24ec004 sub lr, lr, #4
 20004: f9dd05ff srsdb #0x1f1
 20008: c9d5ff0f cpsid i, #0x1f
 2000c: e92dffff push {r0-r12, r14}
 20010-2001c: mov active_proc->sp, r13
 20020: ebfffffb9 b1 irq_handler
 20024: ebffff834 b1 dispatcher_impl
 20028-20034: mov r13, active_proc->sp
 20038: e8bd5fff pop {r0-r12, r14}
 2003c: f80da000 rfeia sp!

```


56

System Mode



59

System Mode



59

IRQ Handling

```

000018: e59ff018 1dr pc, irq_addr
<irq_addr>: 00012070 .word 0x00020000
11e70: <master_isr>: 00012070 .word 0x00020000

<master_isr>:
 20000: e24ec004 sub lr, lr, #4
 20004: f9dd05ff srsdb #0x1f1
 20008: c9d5ff0f cpsid i, #0x1f
 2000c: e92dffff push {r0-r12, r14}
 20010-2001c: mov active_proc->sp, r13
 20020: ebfffffb9 b1 irq_handler
 20024: ebffff834 b1 dispatcher_impl
 20028-20034: mov r13, active_proc->sp
 20038: e8bd5fff pop {r0-r12, r14}
 2003c: f80da000 rfeia sp!

```

57

IRQ Handling

```


000018: e59ff018 1dr pc, irq_addr
<irq_addr>: 00012070 .word 0x00020000
11e70: <master_isr>: 00012070 .word 0x00020000

<master_isr>:
 20000: e24ec004 sub lr, lr, #4
 20004: f9dd05ff srsdb #0x1f1
 20008: c9d5ff0f cpsid i, #0x1f
 2000c: e92dffff push {r0-r12, r14}
 20010-2001c: mov active_proc->sp, r13
 20020: ebfffffb9 b1 irq_handler
 20024: ebffff834 b1 dispatcher_impl
 20028-20034: mov r13, active_proc->sp
 20038: e8bd5fff pop {r0-r12, r14}
 2003c: f80da000 rfeia sp!

```

57

System Mode



60

IRQ Handling

IRQ Handling

System Stack		System Stack	
0x40000015F	0x1224	0xfffffb9	bl irq_handler
0x9876UR_Sys	R12	ebffff84	bl dispatcher_impl
...	...	20028~20034:	mov r13, active_proc->sp
		20035:	pop {r0~r12, r14}
		20036:	rfeia sp!
			R0

5

IRQ Handling

```

    .word 0x00020000
    .word 0x00020000

master_i57r: .word 00012070
    .word 00012070
    .word 00012070
    .word 00012070

    .sub 1r, #4
    .srsl 1, #0x1f!
    .push 1, #0x1f
    .push r12, #r14

active_proc->
    .mov r13, active_p
    .lrd handler
    .dispatcher_im

b1: .lrd handler
    .dispatcher_im

    .mov r13, active_p
    .pop r14, {r9-r12, r14}
    .rfe sp

```

IRQ Handling

Assumption: `dispatcher_impl` does not change `active_proc`.

IRQ Handling

System Stack		System Stack	
0x40000015F	0x1224	0xfffffb9	bl irq_handler
0x9876UR_Sys	R12	ebffff84	bl dispatcher_impl
...	...	20028~20034:	mov r13, active_proc->sp
		20035:	pop {r0~r12, r14}
		20036:	rfeia sp!
			R0


5

IRQ Handling

IRQ Handling


63

create_process() - revised




67

Framebuffer vs Text Mode



70

resign() - revised



TOS Raspberry Pi Process stack frame

68

71

Standard Output (HDMI)

Code to draw a pixel

```

typedef struct {
    int pitch; // Physical Width
    int pwidth; // Physical Height(Framebuffer width)
    int vwidth; // Virtual Height (Framebuffer height)
    int vheight; // Virtual Height (Framebuffer height)
    int sp; // GPU Pitch
    int bp; // GPU Pitch
    int depth; // GPU Depth (High Column)
    int zdepth; // GPU Depth (Low Column)
    int y; // Number of pixels to skip in the top left corner of the screen when copying the framebuffer to screen
    int y; // Number of pixels to skip in the top left corner of the screen when copying the framebuffer to screen
    int gpu_pointer; // Point to the frame buffer
    int gpu_size; // GPU - Size
} FramebufferInfo;

FramebufferInfo* graphicsAddress; // FramebufferInfo was initialized when TOS booted.

short foreground_color = 0xFFFF; // Foreground white color
// Draw a pixel at row Y, column X. This function only work for high color(16-bit)
void drawPixel(int x, int y) {
    int width;
    short* gpu_pointer; // Each pixel uses 2 bytes.
    width = graphicsAddress->pwidth;
    int gpu_size;
    FramebufferInfo* FramebufferInfo;
    /* Compute the address of the pixel to write */
    gpu_pointer = (short*)graphicsAddress->gpu_address; // foreground_color
    /* Compute the address of the pixel to write */
    gpu_pointer += (x * width) + y; // foreground_color
}

```

69

72

How to draw characters


- Bitmap fonts
 - Using binary to describe a character. Just copy it to screen.
 - Easy to implement, but hard to resize for different screen.
 - We use bitmap fonts in TOS
- Vector fonts
 - Describe how to draw a character, e.g. an 'o' could be circle with radius half that of the maximum letter height
 - Perfect at any resolution
 - Hard to implement

73

8x16 Bitmap fonts

- Example: 'A' character in the monospace, monochrome, 8x16 font Bitstream
- Vera Sans Mono
- Each character cost 16 bytes in font file.
- The 16 bytes in hexdecimal:

```
/* Character A font array in C*/  
char_a_array = { 0x00, 0x00, 0x00, 0x10, 0x28, 0x44,  
                 0x44, 0x7C, 0xC6, 0x82, 0x00, 0x00, 0x00, 0x00 };
```



References

- Raspberry Pi ARM based bare metal examples
 - Bare metal examples for Raspberry Pi
 - Learn Raspberry Pi Programming
 - ARM Assembly Language Programming
 - ARM assembler in Raspberry Pi
 - Low-Level Graphics on Raspberry Pi
 - Online C to Assembly converter

76

References

- Raspberry Pi - TOS on gitHub
- Raspberry Pi Bare metal tutorial from University of Cambridge
- ARM Information Center
- Migrating from IA-32 to ARM
- Embedded XINU
- OSDev
- Raspberry Pi GPIO LED examples
- Raspberry Pi on Linux
- Gcc ARM options
- Baking Pi – Operating Systems Development
- Understanding the Raspberry Pi Boot Process
- Raspberry Pi Wiki
- How the Raspberry Pi boots up
- Raspberry Pi bare metal programming Part 1: The Boot Process
- Bare Metal Programming in C
- config.txt Documentation

75