MODULE 2: INPUT/OUTPUT ORGANIZATION

INTRODUCTION

Input/output architecture is a interface to the outside world that provide systematic means of controlling interaction with outside world. Input device such as keyboard, scanner, digital camera, etc. Output devices such as display, printer etc.Input/output devices cannot directly connect to the system bus because Data transfer rate of input/output devices is slower than (memory & processor) and verse versa. Input/output devices are used different data format and word length.

ACCESSING I/O-DEVICE

- A **single bus-structure** can be used for connecting I/O-devices to a computer (Figure 7.1).
- Each I/O device is assigned a unique set ofaddress.
- Bus consists of 3 sets of lines to carry address, data & controlsignals.
- Each IO devices is assigned with unique set of addresses
- When processor places an address on address-lines, the intended-device responds to the command using control signal line.
- The processor requests either a read orwrite-operation.
- The requested-data are transferred overthedata-lines.




Figure 7.1 A single-bus structure.

• There are 2 ways to deal with I/O-devices: 1) Memory-mapped I/O & 2) I/O-mappedI/O.

1) Memory-MappedI/O

- > Memory and I/O-devices share a commonaddress-space.
- > Any data-transfer instruction (like Move, Load) can be used to exchangeinformation.
- Forexample,

Move DATAIN, RO; This instruction sends the contents of location DATAIN to register RO.

Here, DATAIN →address of the input-buffer of the keyboard.

2) I/O-MappedI/O

- Memory and I/O address-spaces aredifferent.
- > A special instructions named **IN** and **OUT** are used fordata-transfer. Ex: Processor in Intel family.
- ➤ Advantage of separate I/O space: I/O-devices deal with feweraddress-lines.

I/O Interface for an Input Device

- **1) Address Decoder:** enables the device to recognize its address when this address appears on the address-lines (Figure 7.2).
- 2) Status Register: contains information relevant to operation of I/O-device.
- 3) Data Register: holds data being transferred to or from processor. There are 2types:
 - i) DATAIN →Input-buffer associated withkeyboard.
 - ii) DATAOUT →Output data buffer of adisplay/printer.
- > Both data and status register are connected to the data bus and assigned unique address.
- The address decoder, the data and status register and the control circuitry required to coordinate I/O transfers constitute the device's interface circuit.




Figure 7.2 I/O interface for an input device.

MECHANISMS USED FOR INTERFACING I/O-DEVICES

1) Program ControlledI/O

- Processor repeatedly checks status-flag to achieve required synchronization b/w processor & I/O device. (We say that the processor polls thedevice).
- Maindrawback:

The processor wastes time in checking status of device before actual data-transfer takes place.

2) InterruptI/O

- I/O-device initiates the action instead of the processor.
- I/O-device sends an INTR signal over bus whenever it is ready for a data-transferoperation.
- Like this, required synchronization is done between processor & I/Odevice.

3) Direct Memory Access(DMA)

- Device-interface transfer data directly to/from the memory w/o continuous involvement by the processor.
- DMA is a technique used for high speedI/O-device.

INTERRUPTS

- There are many situations where other tasks can be performed while waiting for an I/O device to become ready.
- A hardware signal called an Interrupt will alert the processor when an I/O device becomes ready.
- Interrupt-signal is sent on the interrupt-requestline.
- The processor can be performing its own task without the need to continuously checktheI/O-device.
- The routine executed in response to an interrupt-request is called ISR.
- The processor must inform the device that its request has been recognized by sending INTA signal. (INTR →Interrupt Request, INTA →Interrupt Acknowledge, ISR →Interrupt ServiceRoutine)
- For example, consider COMPUTE and PRINT routines (Figure 3.6).




Figure 3.6 Transfer of control through the use of interrupts.

Assume that an interrupt request arrives during execution of instruction i in Fig 3.6

- The processor first completes the execution of instruction i.
- Then, processor loads the PC with the address of the first instruction of the ISR (interrupt service routine).
- After the execution of ISR, the processor has to come back to instructioni+1.
- Therefore, when an interrupt occurs, the current content of PC is put in temporary storage location.
- A return at the end of ISR reloads the PC from that temporary storagelocation.
- This causes the execution to resume at instructioni+1.
- When processor is handling interrupts, it must inform device that its request has been recognized.
- This may be accomplished by special control signal on bus. An interrupt-acknowledge signal is used
- The task of saving and restoring the information can be done automatically by the processor or by program instruction.
- Saving and restoring registers involves memory transfers:
- · Increases the total execution time.
- Increases the delay between the time an interrupt request is received, and the start of execution of the interrupt-service routine. This delay is called <u>interrupt latency</u>.
- In order to reduce the interrupt latency, most processors save only the minimal amount of information:
- This minimal amount of information includes Program Counter and processor status registers.
- Any additional information that must be saved, must be saved explicitly by the program instructions at the beginning of the interrupt service routine.
- Interrupt Latency is a delay between → time an interrupt-request is received and start of the execution of the ISR.

Difference between Subroutine & ISR

Difference between bubilduine a 15k	
Subroutine	ISR
A subroutine performs a function required by the	ISR may not have anything in common with
program from which it is called.	program being executed at time INTR is received
Subroutine is just a linkage of 2 or more function	Interrupt is a mechanism for coordinating I/O
related to each other.	transfers.

INTERRUPT HARDWARE

- Most computers have several I/O devices that can request an interrupt.
- A single interrupt-request (IR) line may be used to serve n devices (Figure 4.6).
- All devices are connected to IR line via switches to ground.
- To request an interrupt, a device closes its associated switch.
- Thus, if all IR signals are inactive, the voltage on the IR line will be equal to Vdd.
- When a device requests an interrupt, the voltage on the line drops to 0.
- This causes the INTR received by the processor to go to 1.
- The value of INTR is the logical OR of the requests from individual devices.

INTR=INTR₁+ INTR_{2+.....}+INTR_n

- A special gates known as open-collector or open-drain are used to drive the INTR line.
- The Output of the open collector control is equal to a switch to the ground that is
 - → open when gates input is in "0" state and
 - \rightarrow closed when the gates input is in "1" state.
 - Resistor R is called a **Pull-up Resistor** because it pulls the line voltage up to the high-voltage state when the switches are open.




Figure 4.6 An equivalent circuit for an open-drain bus used to implement a common interrupt-request line.

ENABLING & DISABLING INTERRUPTS

All computers fundamentally should be able to enable and disable interruptions as desired.

□ Processors generally provide the ability to enable and disable such interruptions as desired. The problem of infinite loop occurs due to successive interruptions of active INTR signals.

There are 3 mechanisms to solve problem of infinite loop:

- 1) Processor should ignore the interrupts until execution of first instruction of the ISR by the processor hardware.
 - By using an Interrupt-disable instruction as the first instruction in the interrupt-service routine, the programmer can ensure that no further interruptions will occur until an Interrupt-enable instruction is executed. Typically, the Interrupt-enable instruction will be the last instruction in the interrupt-service routine before the Return from-interrupt instruction.
- 2) Processor should automatically disable interrupts before starting the execution of the ISR.
 - The second option, which is suitable for a simple processor with only one interrupt-request line, is to have the processor automatically disable interrupts before starting the execution of the interrupt-service routine. After saving the contents of the PC t and the processor status register (PS) on the stack, the processor performs the equivalent of executing an Interrupt-disable instruction. It is often the case that one bit in the PS register, called Interrupt-enable, indicates whether interrupts are enabled.
- 3) In the third option, the processor has a special interrupt-request line for which the interrupt-handling circuit responds only to the leading edge of the signal. Such a line is said to be edge-triggered.

Sequence of events involved in handling an interrupt-request:

- 1) The device raises an interrupt-request.
- 2) The processor interrupts the program currently being executed.
- 3) Interrupts are disabled by changing the control bits in the processor status register(PS).
- 4) The device is informed that its request has been recognized.
 - In response, the device deactivates the interrupt-request signal.
- 5) The action requested by the interrupt is performed by the interrupt-service routine.
- 6) Interrupts are enabled and execution of the interrupted program is resumed.

HANDLING MULTIPLE DEVICES

- While handling multiple devices, the issues concerned are:
 - 1) How can the processor recognize the device requesting an interrupt?
 - 2) How can the processor obtain the starting address of the appropriate ISR?
 - 3) Should a device be allowed to interrupt the processor while another interrupt is being serviced?
 - 4) How should 2 or more simultaneous interrupt-requests be handled?

When a request is received over the common interrupt-request line, additional information is needed to identify the particular device that activated the line.

The information needed to determine whether a device is requesting an interrupt is available in its status register. When a device raises an interrupt request, it sets to 1 one of the bits in its status register, which we will call the IRO bit.

2 methods to handle multiple devices are:

- 1. Polling
- 2. Vectored Interrupts

POLLING


- Information needed to determine whether device is requesting interrupt is available in status-register
- Following condition-codes are used:
 - ➤ DIRQ →Interrupt-request for display.
 - ➤ KIRQ →Interrupt-request for keyboard.
 - ➤ KEN → keyboard enable.
 - ➤ DEN → Display Enable.
 - ➤ SIN, SOUT →status flags.
- For an input device, SIN status flag in used.
 - SIN = $1 \rightarrow$ when a character is entered at the keyboard.

 $SIN = 0 \rightarrow when the character is read by processor.$

IRQ=1 \rightarrow when a device raises an interrupt-requests (Figure 4.3).

- Simplest way to identify interrupting-device is to have ISR poll all devices connected to bus.
- The first device encountered with its IRQ bit set is serviced.
- After servicing first device, next requests may be serviced.
- Advantage: Simple & easy to implement.

Disadvantage: More time spent polling IRQ bits of all devices.



www.vtuupdates.com Page 5

VECTORED INTERRUPTS

- A device requesting an interrupt identifies itself by sending a special-code to processor over bus.
- Then, the processor starts executing the ISR.
- The special-code indicates starting-address of ISR.
- The special-code length ranges from 4 to 8bits.
- The location pointed to by the interrupting-device is used to store the staring address to ISR.
- The staring address to ISR is called the **interrupt vector**.
- Processor
 - → loads interrupt-vector into PC &
 - \rightarrow executes appropriate ISR.
- When processor is ready to receive interrupt-vector code, it activates INTA line.
- Then, I/O-device responds by sending its interrupt-vector code & turning off the INTR signal.
- The interrupt vector also includes a new value for the Processor Status Register.



VTU Updates

INTERRUPT NESTING

Interrupts should be disabled during the execution of an interrupt-service routine, to ensure that a request from one device will not cause more than one interruption. The same arrangement is often used when several devices are involved, in which case execution of a given interrupt-service routine, once started, always continues to completion before the processor accepts an interrupt request from a second device. Interrupt-service routines are typically short, and the delay they may cause is acceptable for most simple devices

- A multiple-priority scheme is implemented by using separate INTR & INTA lines for each device
- Each INTR line is assigned a different priority-level (Figure 4.7).
- Priority-level of processor is the priority of program that is currently being executed.
- Processor accepts interrupts only from devices that have higher-priority than its own.
- At the time of execution of ISR for some device, priority of processor is raised to that of the device.
- Thus, interrupts from devices at the same level of priority or lower are disabled.

Privileged Instruction

- Processor's priority is encoded in a few bits of PS word. (PS → Processor-Status).
- Encoded-bits can be changed by **Privileged Instructions** that write into PS.
- Privileged-instructions can be executed only while processor is running in **Supervisor Mode**.
- Processor is in supervisor-mode only when executing operating-system routines.

Privileged Exception

- User program cannot
 - → accidently or intentionally change the priority of the processor &
 - \rightarrow disrupt the system-operation.
- An attempt to execute a privileged-instruction while in user-mode leads to a **Privileged Exception**.




Figure 4.7 Implementation of interrupt priority using individual interrupt-request and acknowledge lines.

Updates

SIMULTANEOUS REQUESTS


• The processor must have some mechanisms to decide which request to service when simultaneous requests arrive.


A widely used scheme is to connect the devices to form a daisy chain, as shown in fig. 4.8a

- INTR line is common to all devices (Figure 4.8a).
- The interrupt-acknowledge line, INTA, is connected in a daisy-chain fashion, such that the INTA signal propagates serially through the devices.
- INTA signal propagates serially through devices.
- When several devices raise an interrupt-request, INTR line is activated.
- Processor responds by setting INTA line to 1. This signal is received by device1.
- Device-1 passes signal on to device 2 only if it does not require any service.
- If device-1 has a pending-request for interrupt, thedevice-1
 - → blocks INTA signal &
 - → proceeds to put its identifying-code on data-lines.
- Device that is electrically closest to processor has highest priority.
- Advantage: It requires fewer wires than the individual connections.

Arrangement of Priority Groups

- Here, the devices are organized in groups & each group is connected at a different priority level.
- Within a group, devices are connected in a daisy chain. (Figure 4.8b).





(b) Arrangement of priority groups

Figure 4.8 Interrupt priority schemes.

CONTROLLING DEVICE REQUESTS:

Until now, we have assumed that an I/O device interface generates an interrupt request whenever it is ready for an I/O transfer, for example whenever the SIN flag is 1. It is important to ensure that interrupt requests are generated only by those I/O devices that are being used by a given program. Idle devices must not be allowed to generate interrupt requests, even though they may be ready to participate in I/O transfer operations. Hence, we need a mechanism in the interface circuits of individual devices to control whether a device is allowed to generate an interrupt request.

The control needed is usually provided in the form of an interrupt-enable bit in the device's interface circuit. The keyboard interrupt-enable, KEN, and display interrupt enable, DEN, flags in register CONTROL perform this function. If either of these flags is set, the interface circuit generates an interrupt request whenever the corresponding status flag in register STATUS is set. At the same time, the interface circuit sets bit KIRQ or DIRQ to indicate that the keyboard or display unit, respectively, is requesting an interrupt. If an interrupt-enable bit is equal to 0, the interface circuit will not generate an interrupt request, regardless of the state of the status flag.

EXCEPTIONS

- An **interrupt** is an event that causes
 - → execution of one program to be suspended &
 - → execution of another program to begin.

Exception refers to any event that causes an interruption. For ex: I/O interrupts.

1. Recovery from Errors

- These are techniques to ensure that all hardware components are operating properly.
- For ex: Many computers include an ECC in memory which allows detection of errors in stored-data. (ECC →Error Checking Code, ESR →Exception Service Routine).
- If an error occurs, control-hardware
 - \rightarrow detects the errors &
 - → informs processor by raising an interrupt.
- When exception processing is initiated (as a result of errors), processor.
 - → suspends program being executed &
 - \rightarrow starts an ESR. This routine takes appropriate action to recover from the error.

2. Debugging

- Debugger
 - \rightarrow is used to find errors in a program and
 - → uses exceptions to provide 2 important facilities: i) Trace & ii) Breakpoints

i) Trace

- When a processor is operating in trace-mode, an exception occurs after execution of every instruction (using debugging-program as ESR).
- Debugging-program enables user to examine contents of registers, memory-locations and soon.
- On return from debugging-program,

next instruction in program being debugged is executed,

then debugging-program is activated again.

• The trace exception is disabled during the execution of the debugging-program.

ii) Breakpoints

- Here, the program being debugged is interrupted only at specific points selected by user.
- An instruction called Trap (or Software interrupt) is usually provided for this purpose.
- When program is executed & reaches breakpoint, the user can examine memory & register contents.

3. Privilege Exception

- To protect OS from being corrupted by user-programs, **Privileged Instructions** are executed only while processor is in supervisor-mode.
- For e.g.

When processor runs in user-mode, it will not execute instruction that change priority of processor.

- An attempt to execute privileged-instruction will produce a **Privilege Exception**.
- As a result, processor switches to supervisor-mode & begins to execute an appropriate routine in OS.

DIRECT MEMORY ACCESS (DMA)

- The transfer of a block of data directly b/w an external device & main-memory w/o continuous involvement by processor is called DMA.
- DMA controller
 - \rightarrow is a control circuit that performs DMA transfers (Figure 8.13).
 - \rightarrow is a part of the I/O device interface.
 - \rightarrow performs the functions that would normally be carried out by processor.
- While a DMA transfer is taking place, the processor can be used to execute another program.




Figure 8.13 Use of DMA controllers in a computer system.

- DMA interface has three registers (Figure 8.12):
 - 1) First register is used for storing starting-address.
 - 2) Second register is used for storing word-count.
 - 3) Third register contains status-&control-flags.




Figure 8.12 Typical registers in a DMA controller.

• The R/W bit determines direction of transfer.

If R/W=1, controller performs a read-operation (i.e. it transfers data from memory to I/O), Otherwise, controller performs a write-operation (i.e. it transfers data from I/O to memory).

- If Done=1, the controller
 - → has completed transferring a block of data and
 - \rightarrow is ready to receive another command. (IE \rightarrow Interrupt Enable).
- If IE=1, controller raises an interrupt after it has completed transferring a block of data.
- If IRQ=1, controller requests an interrupt.
- Requests by DMA devices for using the bus are always given higher priority than processor requests.
- There are 2 ways in which the DMA operation can be carried out:
 - 1) Processor originates most memory-access cycles.
 - > DMA controller is said to "steal" memory cycles from processor.
 - ➤ Hence, this technique is usually called **Cycle Stealing**.
 - 2) DMA controller is given exclusive access to main-memory to transfer a block of data without any interruption. This is known as **Block Mode** (or burst mode).

BUS ARBITRATION

- The device that is allowed to initiate data-transfers on bus at any given time is called **bus-master**.
- There can be only one bus-master at any given time.
- Bus Arbitration is the process by which
 - → next device to become the bus-master is selected &
 - → bus-mastership is transferred to that device.
- The two approaches are:
 - 1) Centralized Arbitration: A single bus-arbiter performs the required arbitration.
 - 2) Distributed Arbitration: All devices participate in selection of next bus-master.
- A conflict may arise if both the processor and a DMA controller or two DMA controllers try to use the bus at the same time to access the main-memory.
- To resolve this, an arbitration procedure is implemented on the bus to coordinate the activities of all devices requesting memory transfers.
- The bus arbiter may be the processor or a separate unit connected to the bus.

CENTRALIZED ARBITRATION

- A single bus-arbiter performs the required arbitration (Figure: 4.20).
- Normally, processor is the bus-master.
- Processor may grant bus-mastership to one of the DMA controllers.
- A DMA controller indicates that it needs to become bus-master by activating BR line.
- The signal on the BR line is the logical OR of bus-requests from all devices connected to it.
- Then, processor activates BG1 signal indicating to DMA controllers to use bus when it becomes free.
- BG1 signal is connected to all DMA controllers using a daisy-chain arrangement.
- If DMA controller-1 is requesting the bus,
 - Then, DMA controller-1 blocks propagation of grant-signal to other devices. Otherwise, DMA controller-1 passes the grant downstream by asserting BG2.
- Current bus-master indicates to all devices that it is using bus by activating BBSYline.
- The bus-arbiter is used to coordinate the activities of all devices requesting memory transfers.
- Arbiter ensures that only 1 request is granted at any given time according to a priority scheme. (BR →Bus-Request, BG →Bus-Grant, BBSY →Bus Busy).
- The timing diagram shows the sequence of events for the devices connected to the processor.
- DMAcontroller-2
 - → requests and acquires bus-mastership and
 - → later releases the bus. (Figure: 4.21).
- After DMA controller-2 releases the bus, the processor resources bus-mastership.

Updates




Figure 4.20 A simple arrangement for bus arbitration using a daisy chain.




Figure 4.21 Sequence of signals during transfer of bus mastership for the devices in Figure 4.20.

VTU

DISTRIBUTED ARBITRATION

- All device participate in the selection of next bus-master (Figure 4.22).
- Each device on bus is assigned a 4-bit identification number(ID).
- When 1 or more devices request bus, they
 - → assert Start-Arbitration signal &
 - ightarrow place their 4-bit ID numbers on four open-collector lines $\it ARB~0$ through $\it ARB~3$.
- A winner is selected as a result of interaction among signals transmitted over these lines.
- Net-outcome is that the code on 4 lines represents request that has the highest ID number.
- Advantage:

This approach offers higher reliability since operation of bus is not dependent on any single device.




Figure 4.22 A distributed arbitration scheme.

For E.g.

- Assume 2 devices A & B have their ID 5 (0101), 6 (0110) and their code is0111.
- Each device compares the pattern on the arbitration line to its own ID starting from MSB.
- If the device detects a difference at any bit position, it disables the drivers at that bit position.
- Driver is disabled by placing "0" at the input of the driver.
- In e.g. "A" detects a difference in line ARB1, hence it disables the drivers on lines ARB1&ARB0.
- This causes pattern on arbitration-line to change to 0110. This means that "B" has woncontention.

BUSES

- ightarrowIt is used to inter-connect main-memory, processor & I/O-devices
- \rightarrow It includes lines needed to support interrupts & arbitration.
- Primary function: To provide a communication-path for transfer of data.
- Bus protocol is set of rules that govern the behavior of various devices connected to the buses.
- Bus-protocol specifies parameters such as:
 - \rightarrow asserting control-signals
 - → timing of placing information on bus
 - \rightarrow rate of data-transfer.
- A typical bus consists of 3 sets of lines:
 - 1) Address,
 - 2) Data&
 - 3) Control lines.
- Control-signals
 - \rightarrow specify whether a read or a write-operation is to be performed.
 - \rightarrow carry timing information i.e. they specify time at which I/O-devices place data on the bus.
- R/W line specifies
 - \rightarrow read-operation when R/W=1.
 - \rightarrow write-operation when R/W=0.

- During data-transfer operation,
 - One device plays the role of a bus-master.
 - > Master-device initiates the data-transfer by issuing read/write command on the bus.
 - > The device addressed by the master is called as Slave.
- Two types of Buses: 1) Synchronous and 2)Asynchronous.

SYNCHRONOUS BUS

- All devices derive timing-information from a common clock-line.
- Equally spaced pulses on this line define equal time intervals.
- During a "bus cycle", one data-transfer can take place.

A sequence of events during a read-operation

- At time t₀, the master(processor)
 - → places the device-address on address-lines &
 - → sends an appropriate command on control-lines (Figure 7.3).
- The command will
 - → indicate an input operation &
 - \rightarrow specify the length of the operand to be read.
- Information travels over bus at a speed determined by physical & electrical characteristics.
- Clock pulse width(t_1 - t_0) must be longer than max. propagation-delay b/w devices connected to bus.
- The clock pulse width should be long to allow the devices to decode the address & control signals.
- The slaves take no action or place any data on the bus before t₁.
- Information on bus is unreliable during the period t₀ to t₁ because signals are changing state.
- Slave places requested input-data on data-lines at time t₁.
- At end of clock cycle (at time t₂), master strobes (captures) data on data-lines into its input-buffer
- For data to be loaded correctly into a storage device,

data must be available at input of that device for a period greater than setup-time of device.




Figure 7.3 Timing of an input transfer on a synchronous bus.

A Detailed Timing Diagram for the Read-operation




Figure 7.4 A detailed timing diagram for the input transfer of Figure 7.3.

- The picture shows two views of the signal except the clock (Figure 7.4).
- One view shows the signal seen by the master & the other is seen by the salve.
- Master sends the address & command signals on the rising edge at the beginning of clockperiod(t₀).
- These signals do not actually appear on the bus untiltam.
- Sometimes later, at t_{AS}the signals reach theslave.
- The slave decodes theaddress.
- At t₁, the slave sends therequested-data.
- At t2, the master loads the data into its input-buffer.
- Hence the period t_2 , t_{DM} is the setup time for the master's input-buffer.
- The data must be continued to be valid after t₂, for a period equal to the hold time of that buffers.

Disadvantages

- The device does notrespond.
- The error will not bedetected.

Multiple Cycle Transfer for Read-operation




Figure 7.5 An input transfer using multiple clock cycles.

- During, clock cycle-1, master sends address/command info the bus requesting a "read" operation.
- The slave receives & decodes address/command information (Figure 7.5).
- At the active edge of the clock i.e. the beginning of clock cycle-2, it makes accession to respond immediately.
- The data become ready & are placed in the bus at clockcycle-3.
- At the same times, the slave asserts a control signal called slave-ready.
- The master strobes the data to its input-buffer at the end of clockcycle-3.
- The bus transfer operation is nowcomplete.
- And the master sends a new address to start a new transfer inclockcycle4.
- The slave-ready signal is an acknowledgement from the slave to themaster.

VTU Updates

ASYNCHRONOUS BUS

- This method uses handshake-signals between master and slave for coordinating data-transfers.
- There are 2control-lines:
 - 1) Master-Ready (MR) is used to indicate that master is ready for atransaction.
 - 2) Slave-Ready (SR) is used to indicate that slave is ready for atransaction.

The Read Operation proceeds as follows:

- At t₀, master places address/command information onbus.
- At t₁, master sets MR-signal to 1 to inform all devices that the address/command-info isready.
 - \triangleright MR-signal =1 \rightarrow causes all devices on the bus to decode the address.
 - \triangleright The delay $t_1 t_0$ is intended to allow for any skew that may occurs on thebus.
 - > Skew occurs when 2 signals transmitted from 1 source arrive at destination at differenttime
 - \triangleright Therefore, the delay $t_1 t_0$ should be larger than the maximum possible busskew.
- At t2, slave
 - → performs required input-operation &
 - \rightarrow sets SR signal to 1 to inform all devices that it is ready (Figure 7.6).
- At t₃, SR signal arrives at master indicating that the input-data are available onbus.
- At t₄, master removes address/command information frombus.
- \bullet At t_5 , when the device-interface receives the 1-to-0 transition of MR signal, it removes data and SR signal from the bus. This completes the inputtransfer.




Figure 7.6 Handshake control of data transfer during an input operation.

- A change of state is one signal is followed by a change is the other signal. Hence this scheme is called as **FullHandshake**.
- Advantage: It provides the higher degree of flexibility andreliability.

INTERFACE-CIRCUITS

- An **I/O Interface** consists of the circuitry required to connect an I/O device to a computer-bus.
- On one side of the interface, we have bus signals.
 - On the other side, we have a data path with its associated controls to transfer data between the interface and the I/O device known as **port**.
- Two types are:
 - **1. Parallel Port** transfers data in the form of a number of bits (8 or 16) simultaneously to or from the device.
 - 2. Serial Port transmits and receives data one bit at a time.
- Communication with the bus is the same for both formats.
- The conversion from the parallel to the serial format, and vice versa, takes place inside the interface-circuit.
- In parallel-port, the connection between the device and the computer uses
 - → a multiple-pin connector and
 - \rightarrow a cable with as many wires.
- This arrangement is suitable for devices that are physically close to the computer.
- In serial port, it is much more convenient and cost-effective where longer cables are needed.


Functions of I/O Interface

- 1) Provides a storage buffer for at least one word of data.
- 2) Contains status-flags that can be accessed by the processor to determine whether the buffer is full or empty.
- 3) Contains address-decoding circuitry to determine when it is being addressed by the processor.
- 4) Generates the appropriate timing signals required by the bus control scheme.
- 5) Performs any format conversion that may be necessary to transfer data between the bus and the I/O device (such as parallel-serial conversion in the case of a serial port).

VTU Updates

PARALLEL-PORT

Parallel port transfers data in the form of a number of bits, normally 8 or 16to or from the device



- The output of the encoder consists of
 - → bits representing the encoded character and
 - \rightarrow one signal called **valid**, whi**c**h indicates the key is pressed.
- The information is sent to the interface-circuits (Figure 7.10).
- Interface-circuits contain
 - 1) Data register DATAIN&
 - 2) Status-flag SIN.
- When a key is pressed, the Valid signal changes from 0 to1.

Then, SIN=1 →when ASCII code is loaded into DATAIN.

 $SIN = 0 \rightarrow when processor reads the contents of the DATAIN.$

- The interface-circuit is connected to the asynchronous bus.
- Data transfers on the bus are controlled using the handshake signals:
 - 1) Master ready &
 - 2) Slave ready.

VTU Updates

INPUT-INTERFACE-CIRCUIT




Figure 4.29: Input-interface-circuit





Figure 4.30 Circuit for the status flag block in Figure 4.29.


- Output-lines of DATAIN are connected to the data-lines of bus by means of 3-state drivers (Fig4.29).
- Drivers are turned on when
 - \rightarrow processor issues a read signal and
 - \rightarrow address selects DATAIN.
- SIN signal is generated using a status-flag circuit (Figure4.30).
 - SIN signal is connected to line D_0 of the processor-bus using a 3-state driver.
- Address-decoder selects the input-interface based on bits A₁ through A₃₁.
- Bit A₀ determines whether the status or data register is to be read, when Master-ready isactive.
- Processor activates the Slave-ready signal, when either the Read-status or Read-data is equal to 1.

PRINTER INTERFACED TO PROCESSOR



- Printer is connected to a processor using a parallel port.
- Processor is 32 bits, uses memory-mapped I/O and asynchronous bus protocol.
- On the processor side:
 - Data lines.
 - Address lines
 - Control or R/W line.
 - Master-ready signal and
 - Slave-ready signal.
- On the printer side:
 - Idle signal line which the printer asserts when it is ready to accept a character. This causes the SOUT flag to be set to 1.
 - Processor places a new character into a DATAOUT register.
- Valid signal, asserted by the interface circuit when it places a new character on the data lines.


Updates



- Data lines of the processor bus are connected to the DATAOUT register of the interface.
- The status flag SOUT is connected to the data line D1 using a three-state driver.
- The three-state driver is turned on, the control Read-status lineis1.
- Address decoder selects the output interface using address lines A1 through A31.
- Address line A0 determines whether the data is to be loaded into the DATAOUT register or status flag is to be read.
- If the Load-data line is 1, then the Valid line is set to 1.
- If the Idle line is 1, then the status flag SOUT is set to 1.

Combined I/O interface circuit

- Address bits A2 through A31, that is 30 bits are used to select the overall interface.
- Address bits A1 through A0, that is, 2 bits select one of the three registers, namely, DATAIN, DATAOUT, and the status register.
- Status register contains the flags SIN and SOUT in bits 0 and 1.
- · Data lines PA0 through PA7 connect the input device to the DATAIN register.
- DATAOUT register connects the data lines on the processor bus to lines PB0through PB7 which connect to the output device.
- Separate input and output data lines for connection to an I/O device.



GENERAL 8 BIT PARALLEL PROCESSING




Figure 4.34: General 8 bit parallel interface

- Data-lines **P**₇ through **P**₀ can be used for either input or output purposes (Figure 4.34).
- For increased flexibility,
 - → some lines can be used as inputs and
 - → some lines can be used as outputs.
- The **DATAOUT** register is connected to data-lines via 3-state driversthat are controlled by a **DDR**.
- The processor can write any 8-bit pattern into DDR. (DDR →Data Direction Register).
- If DDR=1,

Then, data-line acts as an output-line;

Otherwise, data-line acts as an input-line.

- Two lines, C_1 and C_2 are used to control the interaction between interface-circuit and I/0 device. Two lines, C_1 and C_2 are also programmable.
- Line C₂ is bidirectional to provide different modes of signaling, including the handshake.
- The **Ready** and **Accept** lines are the handshake control lines on the processor-bus side. Hence, the Ready and Accept lines can be connected to Master-ready and Slave-ready.
- The input signal **My-address** should be connected to the output of an address-decoder.
 - The address-decoder recognizes the address assigned to the interface.
- There are 3 register select lines: RS₀-RS₂.

Three register select lines allows up to eight registers in the interface.


• An interrupt-request **INTR** is also provided.

INTR should be connected to the interrupt-request line on the computer-bus.

Serial port

- Serial port is used to connect the processor to I/O devices that require transmission of data one bit at a time.
- Serial port communicates in a bit-serial fashion on the device side and bit parallel fashion on the bus side.

Transformation between the parallel and serial formats is achieved with shift registers that have parallel access capability



- Input shift register accepts input one bit at a time from the I/O device.
- Once all the 8 bits are received, the contents of the input shift register are loaded in parallel into DATAIN register.
- Output data in the DATAOUT register are loaded into the output shift register.
- Bits are shifted out of the output shift register and sent out to the I/O device one bit at a time.
- As soon as data from the input shift reg, are loaded into DATAIN, it can start accepting another 8 bits of data.
 - Input shift register and DATAIN registers are both used at input so that the input shift register can start receiving another set of 8 bits from the input device after loading the contents to DATAIN, before the processor reads the contents of DATAIN. This is called as double-buffering.

STANDARD I/O INTERFACE

- Consider a computer system using different interface standards.
- Let us look in to Processor bus and Peripheral Component Interconnect (PCI) bus (Figure 4.38).
- These two buses are interconnected by a circuit called **Bridge**.
- The bridge translates the signals and protocols of one bus into another.
- The bridge-circuit introduces a small delay in data transfer between processor and the devices.




Figure 4.38 An example of a computer system using different interface standards.

- The 3 major standard I/O interfaces are:
 - 1) PCI (Peripheral Component Interconnect)
 - 2) SCSI (Small Computer System Interface)
 - 3) USB (Universal Serial Bus)
- PCI defines an expansion bus on the motherboard.
- SCSI and USB are used for connecting additional devices both inside and outside the computer-box.
- SCSI bus is a high speed parallel bus intended for devices such as disk and video display.
- USB uses a serial transmission to suit the needs of equipment ranging from keyboard to game control to internal connection.
- IDE (Integrated Device Electronics) disk is compatible with ISA which shows the connection to an Ethernet.

PCI

- ☐ Introduced in 1992
- PCI is developed as a low cost bus that is truly processor independent.
- PCI supports high speed disk, graphics and video devices.
- PCI has plug and play capability for connecting I/O devices.
- To connect new devices, the user simply connects the device interface board to the bus.

DATA TRANSFER IN PCI

- The data are transferred between cache and main-memory.
- The data is a sequence of words which are stored in successive memory-locations.
- During read-operation,
 - ➤ When the processor specifies an address, the memory responds by sending a sequence of data-words from successive memory-locations.
- During write-operation,
 - > When the processor sends an address, a sequence of data-words is written into successive memory-locations.
- PCI supports read and write-operation.
- A read/write-operation involving a single word is treated as a burst of lengthone.
- PCI has 3 address-spaces. They are
 - 1) Memory address-space
 - 2) I/O address-space&
 - 3) Configuration address-space.
- I/O Address-space →Intended for use with processor.

Configuration space →Intended to give PCI, its plug and play capability.

- **PCI Bridge** provides a separate physical connection to main-memory.
- The master maintains the address information on the bus until data-transfer is completed.
- At any time, only one device acts as **Bus-Master**.
- A master is called "initiator" which is either processor or DMA.
- The addressed-device that responds to read and write commands is called a Target.
- $\bullet \ \ A complete transfer operation on the bus, involving an address and burst of data is called a$

transaction.




Figure 4.39 Use of a PCI bus in a computer system.

Table 7.1	Data transfer signals on the PCI bus.
Name	Function
CLK	A 33-MHz or 66-MHz clock
FRAME#	Sent by the initiator to indicate the duration of a transmission
AD	32 address/data lines, which may be optionally increased to 64
C/BE#	4 command/byte-enable lines (8 for a 64-bit bus)
IRDY#, TRDY	# Initiator-ready and Target-ready signals
DEVSEL#	A response from the device indicating that it has recognized its address and is ready for a data transfer transaction
IDSEL#	Initialization Device Select

• Individual word transfers are called" phases'.




Figure 7.19 A Read operation on the PCI bus.

- During Clockcycle-1,
 - > The processor
 - → asserts FRAME# to indicate the beginning of a transaction;
 - → sends the address on AD lines and command on C/BE# Lines.
- During Clockcycle-2,
 - > The processor removes the address and disconnects its drives from AD lines.
 - > Selected target
 - → enables its drivers on AD lines and
 - \rightarrow fetches the requested-data to be placed on bus.
 - > Selected target
 - → asserts DEVSEL# and
 - \rightarrow maintains it in asserted state until the end of the transaction.
 - ➤ C/BE# is
 - \rightarrow used to send a bus command and it is
 - \rightarrow used for different purpose during the rest of the transaction.
- During Clockcycle-3,
 - ➤ The initiator asserts IRDY# to indicate that it is ready to receive data.
 - > If the target has data ready to send then it asserts TRDY#. In our eg, the target sends 3 more words of data in clock cycle 4 to6.
- During Clockcycle-5
 - > The indicator uses FRAME# to indicate the duration of the burst, since it read 4 words, the initiator negates FRAME# during clock cycle5.
- During Clockcycle-7,
 - > After sending 4thword, the target
 - → disconnects its drivers and
 - → negates DEVSEL# during clock cycle 7.

DEVICE CONFIGURATION OF PCI

- The PCI has a configuration ROM that stores information about that device.
- The configuration ROM's of all devices are accessible in the configuration address-space.
- The initialization software read these ROM's whenever the system is powered up or reset.
- In each case, it determines whether the device is a printer, keyboard or disk controller.
- Devices are assigned address during initialization process.
- Each device has an input signal called IDSEL# (Initialization device select) which has 21 address-lines (AD_{11} to AD_{31}).
- During configuration operation,
 - > The address is applied to AD input of the device and
 - ➤ The corresponding AD line is set to 1 and all other lines are set to0.

 $AD_{11} - AD_{31} \rightarrow Upper$ address-line

 A_0 - $A_{10} \rightarrow$ **Lower**address-line: Specifythetypeoftheoperation and to access the content of device configuration ROM.

- The configuration software scans all 21 locations. PCI bus has interrupt-requestlines.
- Each device may requests an address in the I/O space or memory space

SCSI Bus

- SCSI stands for Small Computer System Interface.
- SCSI refers to the standard bus which is defined by ANSI (American National Standard Institute).
- SCSI bus the several options. It maybe,

Narrow bus	It has 8 data-lines & transfers 1 byte at a time.
Wide bus	It has 16 data-lines & transfer 2 byte at a time.
Single-Ended Transmission	Each signal uses separate wire.
HVD (High Voltage Differential)	It was 5v (TTL cells)
LVD (Low Voltage Differential)	It uses 3.3v

- Because of these various options, SCSI connector may have 50, 68 or 80 pins. The data transfer rate ranges from 5MB/s to 160MB/s 320Mb/s, 640MB/s. The transfer rate depends on,
 - 1) Length of the cable
 - 2) Number of devices connected.
- To achieve high transfer rate, the bus length should be 1.6m for SE signaling and 12m for LVD signaling.
- The SCSI bus us connected to the processor-bus through the SCSI controller. The data are stored on a disk in blocks called sectors.

Each sector contains several hundreds of bytes. These data will not be stored in contiguous memory-location.

- SCSI protocol is designed to retrieve the data in the first sector or any other selected sectors.
- Using SCSI protocol, the burst of data are transferred at high speed.
- The controller connected to SCSI bus is of 2 types. They are1) Initiator *2)Target

1) Initiator

- > It has the ability to select a particular target & to send commands specifying the operation to be performed.
- > They are the controllers on the processor side.

2) Target

- > The disk controller operates as a target.
- > It carries out the commands it receive from the initiator.
- > The initiator establishes a logical connection with the intended target.

Steps for Read-operation

- 1) The SCSI controller contends for control of the bus(initiator).
- 2) When the initiator wins the arbitration-process, the initiator
 - → selects the target controller and
 - \rightarrow hands over control of the bus to it.
- 3) The target starts an output operation. The initiator sends a command specifying the required readoperation.
- 4) The target
 - \rightarrow sends a message to initiator indicating that it will temporarily suspend connection b/w them.
 - \rightarrow then releases the bus.
- 5) The target controller sends a command to the disk drive to move the read head to the first sector involved in the requested read-operation.
- 6. The target
 - → transfers the contents of the data buffer to the initiator and
 - \rightarrow then suspends the connection again.
- 7) The target controller sends a command to the disk drive to perform anotherseek operation.
- 8) As the initiator controller receives the data, it stores them into the main-memory using the DMA approach.
- 9) The SCSI controller sends an interrupt to the processor indicating that the data are now available.

BUS SIGNALS OF SCSI

- The bus has no address-lines. Instead, it has data-lines to identify the bus-controllers involved in the selection/reselection/arbitration-process.
- For narrow bus, there are 8 possible controllers numbered from 0 to 7. For a wide bus, there are 16 controllers.
- Once a connection is established b/w two controllers, there is no further need for addressing & the data-lines are used to carry the data.

Tab	- 4 4	The SCSI	hus steened	
LOD.		the acai	DUIS SIGNO	.5

Category	Name	Function
Data	DB(0) toDB(7)	Data lines: Carry one byte of information during the information transfer phase and identify device during arbitration, selection and reselection phases
	-DB(P)	Parity bit for the data bus
Phase	-BSY	Busy: Asserted when the bus is not free
125	-SEL	Selection: Asserted during selection and reselection
Information type	C/D	Control/Data: Asserted during transfer of control information (command, status or message)
	MSG	Message: indicates that the information being transferred is a message
Handshake	-REQ	Request: Asserted by a target to request a data transfer cycle
	-ACK	Acknowledge: Asserted by the initiator when it has completed a data transfer operation
Direction of transfer	-NO	Input/Output: Asserted to indicate an input operation (relative to the initiator)
Other	-AŢN	Attention: Asserted by an initiator when it wishes to send a message to a target
5	-RST	Reset: Causes all device controls to disconnect from the bus and assume their start-up state

- All signal names are proceeded by minus sign.
- This indicates that the signals are active or that the data-line is equal to 1, when they are in the low voltage state.

PHASES IN SCSI BUS

- The phases in SCSI bus operation are:
 - 1) Arbitration
 - 2) Selection
 - 3) Information transfer
 - 4) Reselection

1) Arbitration

- When the -BSY signal is in inactive state,
 - \rightarrow the bus will be free &
 - \rightarrow any controller can request the use of bus.
- SCSI uses distributed arbitration scheme because each controller may generate requests at the same time.
- Each controller on the bus is assigned a fixed priority.
- When -BSY becomes active, all controllers that are requesting the bus
 - → examines the data-lines &
 - → determine whether highest priority device is requesting bus at the same time.
- The controller using the highest numbered line realizes that it has won the arbitration-process.
- At that time, all other controllers disconnect from the bus & wait for -BSY to become inactive again.

 Targets examine ID




Figure 4.42 Arbitration and selection on the SCSI bus. Device 6 wins arbitration and selects device 2.

2) Selection

- Here, Device
 - → wins arbitration and
 - \rightarrow asserts –BSY and –DB6 signals.
- The Select Target Controller responds by asserting-BSY.
- This informs that the connection that it requested is established.

3) Information Transfer

- The information transferred between two controllers may consist of
 - → commands from the initiator to the target
 - \rightarrow status responses from the target to the initiator or
 - \rightarrow data-transferred to/from the I/0 device.
- Handshake signaling is used to control information transfers, with the target controller taking the role of the bus-master.

4) Reselection

• The connection between the two controllers has been reestablished, with the target in control of the bus as required for data transfer to proceed.

USB

- USB stands for Universal Serial Bus.
- USB supports 3 speed of operation. They are,
 - 1) Low speed (1.5Mbps)
 - 2) Full speed (12 mbps)&
 - 3) High speed (480mbps).
- The USB has been designed to meet the key objectives. They are,
 - 1) Provide a simple, low-cost and easy to use interconnection system.
 - This overcomes difficulties due to the limited number of I/O ports available on a computer.
 - 2) Accommodate a wide range of data transfer characteristics for I/O devices.
 - For e.g. telephone and Internet connections
 - 3) Enhance user convenience through a "plug-and-play" mode of operation.
- **Advantage:** USB helps to add many devices to a computer system at any time without opening the computer-box.

Port Limitation

- Normally, the system has a few limited ports.
- > To add new ports, the user must open the computer-box to gain access to the internal expansion bus & install a new interface card.
- The user may also need to know to configure the device & the s/w.

Plug & Play

- ➤ The main objective: USB provides a plug & play capability.
- ➤ The plug & play feature enhances the connection of new device at any time, while the system is operation.
- > The system should
 - → Detect the existence of the new device automatically.
 - → Identify the appropriate device driver s/w.
 - \rightarrow Establish the appropriate addresses.
 - → Establish the logical connection for communication.

DEVICE CHARACTERISTICS OF USB

- The kinds of devices that may be connected to a computer cover a wide range of functionality.
- The speed, volume & timing constrains associated with data transfer to & from devices varies significantly.

Eg: 1 Keyboard

> Since the event of pressing a key is not synchronized to any other event in a computer system, the data generated by keyboard are called asynchronous.


The data generated from keyboard depends upon the speed of the human operator which is about 100 bytes/sec.

Eg: 2 Microphone attached in a computer system internally/externally

- > The sound picked up by the microphone produces an analog electric signal, which must be converted into digital form before it can be handled by the computer.
- ➤ This is accomplished by sampling the analog signal periodically.
- \succ The sampling process yields a continuous stream of digitized samples that arrive at regular intervals, synchronized with the sampling clock. Such a stream is called isochronous (i.e.) successive events are separated by equal period of time.
- ➤ If the sampling rate in 'S' samples/sec then the maximum frequency captured by sampling process is S/2.
- ➤ A standard rate for digital sound is 44.1KHz.

USB ARCHITECTURE

- To accommodate a large number of devices that can be added or removed at any time, the USB has the tree structure as shown in the figure 7.17.
- Each node of the tree has a device called a **Hub**.
- A hub acts as an intermediate control point between the host and the I/O devices.
- At the root of the tree, a **Root Hub** connects the entire tree to the host computer.
- The leaves of the tree are the I/O devices being served (for example, keyboard or speaker).
- A hub copies a message that it receives from its upstream connection to all its down stream ports.
- As a result, a message sent by the host computer is broadcast to all I/O devices, but only the addressed-device will respond to that message.



Updates

USB ADDRESSING

- Each device may be a hub or an I/O device.
- Each device on the USB is assigned a 7-bitaddress.
- This address
 - \rightarrow is local to the USB tree and
 - \rightarrow is not related in any way to the addresses used on the processor-bus.
- A hub may have any number of devices or other hubs connected to it, and addresses are assigned arbitrarily.
- When a device is first connected to a hub, or when it is powered-on, it has the address0.
- The hardware of the hub detects the device that has been connected, and it records this fact as part of its own status information.
- Periodically, the host polls each hub to
 - → collect status information and
 - → learn about new devices that may have been added or disconnected.
- When the host is informed that a new device has been connected, it uses sequence of commands to
 - \rightarrow send a reset signal on the corresponding hub port.
 - \rightarrow read information from the device about its capabilities.
 - → send configuration information to the device, and
 - → assign the device a unique USB address.
- Once this sequence is completed, the device
 - → begins normal operation and
 - \rightarrow responds only to the new address.

USB PROTOCOLS

- All information transferred over the USB is organized in packets.
- A packet consists of one or more bytes of information.
- There are many types of packets that perform a variety of control functions.
- The information transferred on USB is divided into 2 broad categories: 1) Control and 2)Data.
- Control packets perform tasks such as
 - \rightarrow addressing a device to initiate data transfer.
 - → acknowledging that data have been received correctly or
 - \rightarrow indicating an error.
- Data-packets carry information that is delivered to a device.
- A packet consists of one or more fields containing different kinds of information.
- The first field of any packet is called the **Packet Identifier (PID)** which identifies type of that packet.
- They are transmitted twice.
 - 1) The first time they are sent with their true values and
 - 2) The second time with each bit complemented.
- The four PID bits identify one of 16 different packet types.
- Some control packets, such as ACK (Acknowledge), consist only of the PID byte.
- Control packets used for controlling data transfer operations are called Token Packets.





Figure 4.45 USB packet formats.



Isochronous Traffic on USB

- One of the key objectives of the USB is to support the transfer of isochronous data.
- Devices that generates or receives isochronous data require a time reference to control the sampling process.
- To provide this reference. Transmission over the USB is divided into frames

of equal length.

A frame is 1ms long for low-and full-speed data.
The root hub generates a Start of Frame control packet (SOF) precisely once
every 1 ms to mark the beginning of a new frame.
The arrival of an SOF packet at any device constitutes a regular clock signal that the device can use for its own purposes.
that the device can use for its own purposes.
To assist devices that may need longer periods of time, the SOF packet
carries an 11-bit frame number.
Following each SOF packet, the host carries out input and output transfers for isochronous devices.
for isochronous devices.
This means that each device will have an opportunity for an input or output
transfer once every 1 ms.



VTU Updates