

CubeSat ML Fault Detection System

Firmware Design Specification

Updated to reflect Phase 1 Report: Autonomous Reliability Monitoring System

Firmware Team

March 27, 2024

Abstract

This document provides complete firmware specifications for the **Autonomous Reliability Monitoring System** targeting CubeSat OBC & TTC subsystems. The system implements predictive fault prevention through hardware-enforced interventions without ground intervention, advancing the state-of-the-art towards self-healing satellite architectures.

Contents

1	Document Overview	3
1.1	Key System Capabilities (from Phase 1 Report)	3
2	System Architecture	3
2.1	Software Stack	3
2.2	Operational Workflow (from Phase 1 Report)	3
3	LED Control System	4
3.1	LED Driver Architecture	4
3.1.1	LED Control Structure	4
3.1.2	LED Instance Initialization - Hardware Compatible	4
3.2	RGB LED Control System	4
3.2.1	WS2812B Driver	4
3.3	System State Machine	5
3.3.1	System States (11 States as per Phase 1 Report)	5
4	Reset Management System - Hardware Compatible	5
4.1	SN7432N Reset Control	5
4.2	Reset Control Logic	6
5	Fault Detection & Response Pipeline	6
5.1	Heartbeat Monitor (Predictive Brain Doctor)	6
5.2	Fault Handling with Hardware Interventions	7

6	Real-time Operating System Configuration	8
6.1	Task Definition and Priorities	8
6.2	Performance Metrics (from Phase 1 Report)	8
7	Space Environment Considerations	8
7.1	Radiation Resilience	8
7.2	Autonomous Operation	8
7.3	Resource Constraints	9
8	System Initialization	9
8.1	Startup Sequence	9
9	Verification & Compatibility	10
9.1	Hardware-Firmware Compatibility	10
9.2	Key Innovations Implemented	10

1 Document Overview

This document provides complete firmware specifications for the **Autonomous Reliability Monitoring System** targeting CubeSat OBC & TTC subsystems. The system implements predictive fault prevention through hardware-enforced interventions without ground intervention.

1.1 Key System Capabilities (from Phase 1 Report)

- **Predictive Brain Doctor:** Monitors OBC health (CPU, memory trends)
- **Predictive Voice Doctor:** Tracks TTC signal integrity
- **Deterministic Hardware Interventions:** Reset signals, power cycling, subsystem reconfiguration
- **11 System States:** Comprehensive state machine for fault classification
- **Space-Hardened Design:** Radiation-tolerant operation within 3U constraints

2 System Architecture

2.1 Software Stack

- **Application Layer:** ML Inference & Fault Prevention (Predictive Brain/Voice Doctor)
- **Safety Layer:** Watchdog management, LED status control, Reset management
- **Middleware:** CMSIS-DSP, STM32Cube.AI, LED drivers, Reset controller
- **HAL Layer:** STM32Cube HAL Drivers
- **Hardware:** STM32H735GT + Peripherals + LED indicators + SN7432N reset logic

2.2 Operational Workflow (from Phase 1 Report)

1. **Initialization:** Boot sequence with LED diagnostics, peripheral initialization, ML model loading
2. **Continuous Monitoring:** Simultaneous OBC heartbeat (PC13) and TTC communication (UART1) analysis
3. **Anomaly Detection:** Rule-based analysis against predefined thresholds and patterns
4. **State Assessment:** Classification into one of 11 system states
5. **Corrective Action:** Hardware-level interventions
6. **Status Reporting:** Real-time visual feedback through LED indicators
7. **Fault Logging:** Documentation for post-analysis

3 LED Control System

3.1 LED Driver Architecture

3.1.1 LED Control Structure

```
1 typedef struct {
2     GPIO_TypeDef* port;
3     uint16_t pin;
4     uint32_t blink_interval_ms; // 0 = solid, >0 = blink rate
5     uint32_t last_toggle_time;
6     uint8_t current_state;
7     uint8_t default_state; // Usually OFF (0)
8     char* name; // For debugging
9 } led_control_t;
```

3.1.2 LED Instance Initialization - Hardware Compatible

```
1 // LED control array - EXACT MATCH with hardware design
2 led_control_t system_leds[] = {
3     // Port, Pin, Interval, LastTime, State, Default, Name
4     {GPIOC, GPIO_PIN_0, 1000, 0, 0, 0, "ML_ACTIVE"}, // Hardware:
5     PC0
6     {GPIOC, GPIO_PIN_1, 0, 0, 0, 0, "FAULT_OBC"}, // Hardware:
7     PC1
8     {GPIOC, GPIO_PIN_2, 0, 0, 0, 0, "FAULT_TTC"}, // Hardware:
9     PC2
10    {GPIOC, GPIO_PIN_3, 500, 0, 0, 0, "WARNING"}, // Hardware:
11    PC3
12    {GPIOC, GPIO_PIN_4, 1000, 0, 0, 0, "HEARTBEAT"}, // Hardware:
13    PC4
14    {GPIOC, GPIO_PIN_5, 200, 0, 0, 0, "COMM_ACTIVE"}, // Hardware:
15    PC5
16    {GPIOC, GPIO_PIN_9, 0, 0, 0, 0, "SYS_OK"} // Hardware:
17    PC9
18 };
```

3.2 RGB LED Control System

3.2.1 WS2812B Driver

```
1 // RGB color structure
2 typedef struct {
3     uint8_t red;
4     uint8_t green;
5     uint8_t blue;
6 } rgb_color_t;
7
8 // Pre-defined colors for system states
9 const rgb_color_t COLOR_NORMAL = {0, 255, 0}; // Green - Solid
10 const rgb_color_t COLOR_ML_ACTIVE = {0, 0, 255}; // Blue - Slow
11             blink (1Hz)
12 const rgb_color_t COLOR_WARNING = {255, 255, 0}; // Yellow - Fast
13             blink (4Hz)
14 const rgb_color_t COLOR_OBC_FAULT = {255, 0, 0}; // Red - Solid
```

```

13 const rgb_color_t COLOR_TTC_FAULT = {128, 0, 128};    // Purple - Solid
14 const rgb_color_t COLOR_CRITICAL = {255, 0, 0};      // Red - Fast
    blink
15 const rgb_color_t COLOR_BOOT = {255, 255, 255};      // White - Chase
    pattern
16 const rgb_color_t COLOR_CYAN = {0, 255, 255};       // Cyan - Breathe
17 const rgb_color_t COLOR_ORANGE = {255, 165, 0};     // Orange - Double
    blink

```

3.3 System State Machine

3.3.1 System States (11 States as per Phase 1 Report)

```

1 typedef enum {
2     SYS_STATE_BOOT = 0,           // System initialization
3     SYS_STATE_NORMAL,           // Normal operation
4     SYS_STATE_ML_ACTIVE,        // Machine learning inference active
5     SYS_STATE_DATA_COLLECTION,  // Telemetry data collection
6     SYS_STATE_WARNING,         // Minor anomaly detected
7     SYS_STATE_OBC_DEGRADATION,  // OBC performance degradation
8     SYS_STATE_OBC_FAULT,       // OBC fault detected
9     SYS_STATE_TTC_FAULT,       // TTC fault detected
10    SYS_STATE_CRITICAL,        // Critical system fault
11    SYS_STATE_DEMO,            // Demonstration mode
12    SYS_STATE_RESET_PENDING    // Reset sequence active
13 } system_state_t;

```

4 Reset Management System - Hardware Compatible

4.1 SN7432N Reset Control

```

1 // Reset control structure - Matches hardware SN7432N implementation
2 typedef struct {
3     uint8_t watchdog_reset;      // From TPL5010
4     uint8_t power_supervisor_reset; // From MAX809L
5     uint8_t software_reset;      // From application
6     uint8_t manual_reset;        // From external source
7     uint8_t global_reset_status;
8 } reset_control_t;
9
10 // Hardware pin definitions - EXACT MATCH with hardware doc
11 #define WDOG_WAKE_PIN GPIO_PIN_6 // Hardware: PA6
12 #define WDOG_WAKE_PORT GPIOA
13 #define WDOG_DONE_PIN GPIO_PIN_7 // Hardware: PA7
14 #define WDOG_DONE_PORT GPIOA
15 #define RESET_OUT_PIN GPIO_PIN_8 // Hardware: PA8
16 #define RESET_OUT_PORT GPIOA
17 #define ML_FAULT_PIN GPIO_PIN_5 // Hardware: PA5
18 #define ML_FAULT_PORT GPIOA

```

4.2 Reset Control Logic

```
1 void reset_control_task(void *pvParameters) {
2     TickType_t xLastWakeTime = xTaskGetTickCount();
3     const TickType_t xFrequency = pdMS_TO_TICKS(100); // 10Hz update
4
5     for(;;) {
6         // Check all reset sources (matches SN7432N inputs)
7         system_reset.watchdog_reset = check_watchdog_timeout();
8         system_reset.power_supervisor_reset = check_power_supervisor();
9         system_reset.software_reset = check_software_reset_request();
10        system_reset.manual_reset = check_manual_reset_button();
11
12        // Emulate SN7432N OR gate logic in software
13        uint8_t combined_reset = system_reset.watchdog_reset ||
14                                system_reset.power_supervisor_reset ||
15                                system_reset.software_reset ||
16                                system_reset.manual_reset;
17
18        if (combined_reset && !system_reset.global_reset_status) {
19            // Signal ML_FAULT to OBC before reset (Hardware: PA5)
20            HAL_GPIO_WritePin(ML_FAULT_PORT, ML_FAULT_PIN, GPIO_PIN_SET);
21        }
22
23        // Enter reset pending state
24        current_system_state = SYS_STATE_RESET_PENDING;
25        system_reset.global_reset_status = 1;
26
27        // Execute controlled shutdown
28        execute_controlled_shutdown();
29
30        // Trigger hardware reset via RESET_OUT (Hardware: PA8)
31        HAL_GPIO_WritePin(RESET_OUT_PORT, RESET_OUT_PIN,
32                           GPIO_PIN_SET);
33        vTaskDelay(pdMS_TO_TICKS(100));
34        HAL_GPIO_WritePin(RESET_OUT_PORT, RESET_OUT_PIN,
35                           GPIO_PIN_RESET);
36    }
37 }
```

5 Fault Detection & Response Pipeline

5.1 Heartbeat Monitor (Predictive Brain Doctor)

```
1 void heartbeat_monitor_task(void *pvParameters) {
2     TickType_t xLastWakeTime = xTaskGetTickCount();
3     uint32_t last_heartbeat_time = xTaskGetTickCount();
4
5     for(;;) {
6         // Read heartbeat input from OBC (Hardware: PC13)
7         uint8_t heartbeat_state = HAL_GPIO_ReadPin(HEARTBEAT_IN_PORT,
8             HEARTBEAT_IN_PIN);
9     }
```

```

9         if (heartbeat_state) {
10             last_heartbeat_time = xTaskGetTickCount();
11         }
12
13         // Check for heartbeat timeout (5 seconds as per Phase 1 Report
14         )
15         if ((xTaskGetTickCount() - last_heartbeat_time) > pdMS_TO_TICKS
16             (5000)) {
17             // Trigger OBC fault - Processor hang detection
18             ml_result_t fault = {.predicted_class = 1, .confidence =
19             0.95};
20             handle_detected_fault(&fault);
21             last_heartbeat_time = xTaskGetTickCount();
22         }
23         vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(100)); // 10Hz
24         monitoring
25     }
26 }

```

5.2 Fault Handling with Hardware Interventions

```

1 void handle_detected_fault(ml_result_t* fault_result) {
2     // Update LED indicators immediately
3     update_leds_from_ml_result(fault_result);
4
5     // Signal ML_FAULT to OBC (Hardware: PA5)
6     HAL_GPIO_WritePin(ML_FAULT_PORT, ML_FAULT_PIN, GPIO_PIN_SET);
7
8     // Execute preventive actions based on fault type (Tiered
9     intervention strategy)
10    switch(fault_result->predicted_class) {
11        case 1: // No heartbeat - OBC reset (Processor hang)
12            HAL_GPIO_WritePin(RESET_OUT_PORT, RESET_OUT_PIN,
13            GPIO_PIN_SET);
14            vTaskDelay(pdMS_TO_TICKS(100));
15            HAL_GPIO_WritePin(RESET_OUT_PORT, RESET_OUT_PIN,
16            GPIO_PIN_RESET);
17            break;
18
19        case 2: // Overcurrent - Power cycling via MOSFETs
20            HAL_GPIO_WritePin(MOSFET_PORT, MOSFET1_PIN | MOSFET2_PIN |
21            MOSFET3_PIN | MOSFET4_PIN, GPIO_PIN_RESET)
22            ;
23            break;
24
25        case 3: // UART timeout - TTC restart (Signal loss)
26            restart_uart_link();
27            break;
28
29        case 4: // Data corruption - TTC recovery
30            request_data_retransmission();
31            break;
32    }
33
34    // Clear ML_FAULT after delay
35    vTaskDelay(pdMS_TO_TICKS(1000));
36 }

```

```

32 HAL_GPIO_WritePin(ML_FAULT_PORT, ML_FAULT_PIN, GPIO_PIN_RESET);
33 }

```

6 Real-time Operating System Configuration

6.1 Task Definition and Priorities

Table 1: RTOS Task Configuration - Full Hardware Support

Task Name	Priority	Stack Size	Hardware Interface
Data Acquisition	osPriorityHigh	2048	I2C1 (PB8/PB9), ADC (PA0)
ML Inference	osPriorityNormal	4096	Internal processing
LED Controller	osPriorityLow	1024	GPIOC (All LEDs)
Fault Handler	osPriorityRealtime	1536	PA5 (ML_FAULT), PA8 (RESET_OUT)
Watchdog Manager	osPriorityHigh	1024	PA6 (WDOG_WAKE), PA7 (WDOG_DONE)
Communication	osPriorityNormal	2048	UART1 (PA9/PA10)
Reset Controller	osPriorityHigh	1024	SN7432N emulation, Reset logic
Heartbeat Monitor	osPriorityNormal	1024	PC13 (HEARTBEAT_IN), PC4 (HEARTBEAT_OUT)

6.2 Performance Metrics (from Phase 1 Report)

- **Latency:** <50ms from anomaly detection to corrective action initiation
- **Task Scheduling:** 10Hz reset control, 20Hz LED updates, real-time fault handling
- **Power Budget:** 66mA typical operation, 108mA worst-case
- **Memory Usage:** 12KB stack across 8 RTOS tasks, 3.3KB ML model

7 Space Environment Considerations

7.1 Radiation Resilience

- SEL-hardened components with watchdog circuits (TPL5010)
- Error-correcting memory capabilities
- Deterministic behavior under radiation exposure

7.2 Autonomous Operation

- No ground intervention required
- Self-initializing and self-recovering architecture
- Fault containment through isolated power domains

7.3 Resource Constraints

- 100mm × 100mm PCB fits 3U CubeSat form factor
- 300mA max current draw on 3.3V rail
- Thermal performance: 2.0-3.0W dissipation with proper heat sinking

8 System Initialization

8.1 Startup Sequence

```
1 void system_startup_sequence(void) {
2     // Boot sequence with LED diagnostics
3     ws2812b_chase_pattern(COLOR_BOOT);
4
5     // Step 1: MCU initialization
6     set_led_blink_rate("SYS_OK", 500);
7
8     // Step 2: Reset circuit initialization
9     reset_controller_init();
10
11    // Step 3: Peripheral initialization
12    enter_diagnostic_mode();
13
14    // Step 4: ML model loading
15    set_led("ML_ACTIVE", 1);
16    load_ml_model();
17    set_led("ML_ACTIVE", 0);
18
19    // Step 5: System ready - start autonomous monitoring
20    set_led("SYS_OK", 1);
21    ws2812b_set_color(COLOR_NORMAL);
22
23    start_rtos_tasks();
24 }
```

9 Verification & Compatibility

9.1 Hardware-Firmware Compatibility

Table 2: Hardware-Firmware Compatibility Final Verification

Component	Status	Notes
MCU STM32H735GT	FULL	All pins correctly assigned
LED System	FULL	All 8 LEDs + RGB exactly matched
Reset System	FULL	SN7432N logic fully implemented
Watchdog	FULL	PA6/PA7 correctly assigned
Heartbeat	FULL	PC13 input + PC4 output
Fault Signaling	FULL	PA5 ML_FAULT implemented
Reset Control	FULL	PA8 RESET_OUT implemented
MOSFET Control	FULL	PA1-PA4 implemented
Communication	FULL	UART1, I2C1 exactly matched
Power Management	FULL	All power controls implemented
Overall System	FULLY COMPATIBLE	Ready for Implementation

9.2 Key Innovations Implemented

1. **Dual Monitoring Architecture:** Brain Doctor/Voice Doctor for OBC/TTC protection
2. **Deterministic Detection Core:** Rule-based logic with ML refinement
3. **Hardware-Software Co-Design:** SN7432N reset logic with firmware emulation
4. **Comprehensive Status System:** 8 LEDs + RGB with 11 system state mappings
5. **Space-Hardened Design:** Radiation-tolerant components within 3U constraints

Conclusion

This firmware specification fully implements the autonomous reliability monitoring system described in the Phase 1 Report, providing hardware-enforced, AI-assisted fault prevention for CubeSat OBC and TTC subsystems. The system represents a significant step toward viable self-healing CubeSat architectures.