Yet Another Multi-Port Memory for FPGAs Using XOR and LVT **Methods**

Kevin Townsend kt@krtownsend.com




Figure 1: A multi-port memory with 2 full ports, 2 write-only ports and 2 read-only ports.

Abstract

We propose a simple extention to XOR memories presented in previous work. In this paper we generalize the XOR memory. We explore the resource usage on Xilinx/AMD FPGAs.

ACM Reference Format:

Kevin Townsend. 2025. Yet Another Multi-Port Memory for FPGAs Using XOR and LVT Methods. In Proceedings of International Symposium on Field Programable Gate Arrays (FPGA '26). ACM, New York, NY, USA, 2 pages. https://doi.org/XXXXXXXXXXXXXX

1 Motivation

As computation needs keep increasing with Moore's Law one way to keep up has been specialized architectures. FPGAs provide a way to implement architectures without taping out an ASIC. However, the limitations of FPGA resources means some creativity is needed to map designs to FPGAs. This paper explores the limitation of FPGAs in the fact that FPGA memories have a limited number of ports. Specifically we look at creating memories with more than 2

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org. FPGA '26, Seaside, CA

© 2025 Copyright held by the owner/author(s). Publication rights licensed to ACM. ACM ISBN 978-1-4503-XXXX-X/2018/06 https://doi.org/XXXXXXXXXXXXXXX

resources make it possible to achieve high throughput quad and octal full port memories. Source Code

the vendors support memories with more than 2 full ports.

they share some characteristics.

full port and between 1 to 3 read ports.

We provide all of the source code used in implementation and testing our design at github.com/kevintownsend/mpm. We tested our design with Verilator and implemented the design with Vivado (Xilinx/AMD).

The 3 major FPGA vendors implement distributed memory (small memories) and block memory (large memories) differently, however

All 3 vendors support distributed memory configurations with 1

All 3 vendors support block memory with 2 full ports. None of

Although this limitation is problematic for designs requiring

multiple ports particularly write or full ports, we show that these

XOR memory

We propose a simple generalization to XOR memories presented in previous work. XOR memories work by using the a xor b xor b = aproperty. We add bidirectional ports and analyze the perforamance of distributed memory and block memory versions of this design. We also present applications for these memories.

The number of RAMs needed is: (W+F)(W+F+R)-Wwhich expands to: $W^2 + 2WF + F^2 + WR + FR - W$

Figure 2: Multiport memory created with dual-port memories.




Figure 3: Frequency of design.

4 Live Value Table Memory

XOR memories can be used by themselves, however a live value table (LVT) may be more efficient.

We present a LVT memory that utilises distrubuted memory xor live value table.

In (TODO citation) the live value table was implemented with registers. Previous work used distributed memory (TODO citation). However they did not use bidirectional xor ports in their implementation.

We create a LVT memory using the technique described in (TODO cititaion). TODO: describe technique.

We show we utilize x% less resources than LVT and I-LVT.

5 Implementation

We obviously wanted to explore impractical designs with large numbers of ports. We say impractical because of the high resource usage of XOR and LVT memories at high port counts. N^{**2} for XOR and $N^*(N-1)/2$ for LVT. However we were able to synthesize a 16 port memory.

Without write delay the design runs at Xmhz (x% of max). With write delay and pipelining the design runs at Xmhz.

6 Conclusion

Several solutions to the port limit on FPGAs other than what is presented here. For example multi-pumping and banking. multi-pumping is the process of reducing the clock speed to increase the number of ports. For example a 300Mhz single port memory can handle 2 150Mhz ports. Banking requires stalls and routing logic

Table 1: Synthesis results for different port counts

Ports	LUTS	FF	BRAM	Max Frequency
2	127	0	1	303Mhz
4	640	0	6	238Mhz
8	3,012	0	28	180Mhz
16^{1}	16,544	0	120	146Mhz
32^{1}	85,728	0	496	67Mhz

Table 2: Synthesis results for different port counts for pipelined design

Ports	LUTS	FF	BRAM	Max Frequency
2	111	26	1	518Mhz
4	708	64	6	500Mhz
8	3,092	152	28	451Mhz
16^{1}	16,800	448	120	284Mhz
32 ¹	86,608	1,502	496	XMhz

due to the segmented memory. Our design uses replication and some creativity XOR and LVT to create multiple ports.

References

Received 20 February 2007; revised 12 March 2009; accepted 5 June 2009

 $^{^0\}mathrm{To}$ reduce the number of IO ports and fit the design on the FPGA we used a wrapper for the multi-port memory for designs with 16 and 32 ports.