

# Dynamic Memory Configuration and Reconfiguration on FPGA

## Hardware Implementation on Cyclone V FPGA

*By: Sonakshi Agrawal (24BVD1006), Katakam Shrihita (24BVD1069),  
Sanjana Chejeti (24BVD1033)*

## 1. INTRODUCTION

In modern SoC (System on Chip) designs, multiple hardware components such as CPU, GPU, SYS and DMA engines share a common DDR memory pool. Without a proper memory management system, one component can exhaust all available memory pages, causing other components to stall or fail. This project implements a fully hardware-based dynamic DDR memory allocator in SystemVerilog. The allocator divides DDR memory into independent regions — one per hardware component — each backed by a circular FIFO of free page addresses. A reconfiguration FSM continuously monitors region utilization and autonomously transfers pages between regions to prevent starvation, with zero software involvement.

## 2. SYSTEM OVERVIEW

- DDR Memory Model — simulated address space divided into N regions
- Region Manager — tracks which region owns which address blocks
- Per-Region FIFO — circular queue of free DDR addresses per region (CPU, GPU, DMA, etc.)
- Allocator — pops from a region's FIFO on allocation request
- Reclaimer — pushes freed addresses back to the tail
- Dynamic Reconfiguration — resizes FIFO capacity between regions at runtime
- Testbench — drives all scenarios including overflow, reconfig, and starvation

## 3. CODE LAYOUT

| File                                 | Role                                                      |
|--------------------------------------|-----------------------------------------------------------|
| <code>region_fifo.sv</code>          | Circular FIFO holding free DDR page addresses per region  |
| <code>region_manager.sv</code>       | FSM managing 4 FIFOs with alloc, free, and reconfig logic |
| <code>ddr_mem_allocator.sv</code>    | Top-level: Init FSM + MUX + region manager                |
| <code>tb_ddr_mem_allocator.sv</code> | 8-scenario self-checking testbench                        |
| <code>top_wrapper.sv</code>          | FPGA wrapper connecting buttons and LEDs to allocator     |

## 4. DETAILED ARCHITECTURE

### 4.1 Circular FIFO (region\_fifo.sv)

Each memory region is backed by a circular FIFO implemented as a fixed-size array of DDR page addresses. The FIFO supports three operations at once:

- **PUSH (free):** A freed page address is written at `wr_ptr`, which then advances. Count increments.
- **POP (alloc):** A page address is read from `rd_ptr`, which then advances. Count decrements.
- **STEAL (reconfig):** Identical to POP but triggered by the reconfiguration FSM, not a user request.

The circular nature ensures that `wr_ptr` and `rd_ptr` wrap around to index 0 after reaching `MAX_DEPTH-1`, so the array slots are reused indefinitely without overflow.

#### ➔ FIFO Parameters

| Parameter | Value | Description                                                                              |
|-----------|-------|------------------------------------------------------------------------------------------|
| ADDR_W    | 32    | Width of each DDR page address (supports 4GB address space)                              |
| MAX_DEPTH | 64    | Maximum free pages the FIFO can hold per region                                          |
| PTR_W     | 6     | Pointer width = $\log_2(64)$ . <code>rd_ptr</code> and <code>wr_ptr</code> range 0 to 63 |
| CNT_W     | 7     | Count width = $\log_2(64+1)$ . Holds values 0 to 64 inclusive                            |

### 4.2 Region Manager (region\_manager.sv)

It handles two responsibilities simultaneously:

- Alloc/Free routing: When `alloc_req[i]` arrives, it drives `pop_valid` to FIFO `i` and returns the page address with `alloc_ack`. When `free_req[i]` arrives, it drives `push_valid` to FIFO `i`.
- Utilization monitoring: Every clock cycle, a combinational block scans all four region counts to identify a hungry region (count below `LOW_THRESH=4`) and a rich region (count above `HIGH_THRESH=10`). If both exist, the reconfig FSM is triggered.

### 4.3 Reconfiguration FSM

The reconfig FSM operates in three states to move pages from rich regions to hungry regions:

- **ST\_IDLE:** Monitors counts every cycle. When a hungry and rich pair is detected, captures `src` and `dst` indices and transitions to **ST\_STEAL**.
- **ST\_STEAL:** Asserts `steal_valid` on the source FIFO. On acknowledgment, captures the page address into `held_addr` and moves to **ST\_DONATE**.
- **ST\_DONATE:** Pushes `held_addr` into the destination FIFO. If the imbalance persists, loops back to **ST\_STEAL**. Otherwise returns to **ST\_IDLE**.

This entire reconfig operation happens in hardware within 2-3 clock cycles, with no processor or software involvement.


## 4.4 Init FSM and MUX (ddr\_mem\_allocator.sv)

On power-on or reset, the init FSM pre-loads each region FIFO with  $\text{INIT\_PAGES\_PER\_REGION}=16$  page addresses. The addresses are computed as:

$$\text{BASE\_ADDR} + (\text{region} \times 16 + \text{page}) \times \text{PAGE\_SIZE}$$

During initialization, a MUX blocks all external alloc and free requests by routing only the init FSM outputs to the region manager. The select signal is reconfig\_en, which is tied to init\_done. Once all four FIFOs are populated, reconfig\_en asserts, the MUX switches to pass external requests, and the reconfig FSM is enabled.

## 5. MODELSIM WAVE OUTPUT:



## 6. FPGA HARDWARE DEMONSTRATION

### 6.1 Target Device: Parameters

| Parameter    | Value                            |
|--------------|----------------------------------|
| Board        | DE10-Standard                    |
| FPGA         | Intel Cyclone V — 5CSXFC6D6F31C6 |
| Clock        | 50 MHz onboard oscillator        |
| Reset        | KEY[2] (active low)              |
| I/O Standard | 2.5V LVCMOS                      |

## 6.2 LED Indicators

| LED    | Signal               | Meaning                                                                         |
|--------|----------------------|---------------------------------------------------------------------------------|
| LED[0] | init_done            | Memory pool initialized and ready. ON permanently after boot.                   |
| LED[1] | reconfig_active      | Reconfig FSM actively moving a page between regions. Blinks briefly.            |
| LED[2] | alloc_ack (latched)  | At least one successful memory allocation has occurred. Latches ON.             |
| LED[3] | alloc_fail (latched) | Allocation attempted on empty region. Lights if region exhausted (16+ presses). |

## 6.3 Pin Planner

Pin Planner - C:/Users/sonakshi.agrawal/AppData/Local/quartus/projma - projma

File Edit View Processing Tools Window Help

Search

Groups

Named: \*

| Node Name | Direction    |
|-----------|--------------|
| KEY[3]    | Input        |
| KEY[2]    | Input        |
| KEY[1]    | Input        |
| KEY[0]    | Input        |
| led[3..0] | Output Group |
| led[3]    | Output       |
| led[2]    | Output       |
| led[1]    | Output       |
| led[0]    | Output       |

<<new group>>

Groups Report

Tasks

- Early Pin Planning
  - Early Pin Planning...
  - Run I/O Assignment Analysis...
  - Export Pin Assignments...
- Pin Finder...
- Highlight Pins
- I/O Banks

Top View - Wire Bond

Cyclone V - 5CSXFC6D6F31C6

Pin Legend

| Symbol | Pin Type           |
|--------|--------------------|
| ○      | User I/O           |
| ●      | User assigned I... |
| ●      | Filter assigned... |
| ○      | Unbonded pad       |
| ●      | Reserved pin       |
| ○      | DEV_OE             |
| ○      | DIFF_n             |
| ○      | DIFF_p             |
| ○      | DIFF_n output      |
| ○      | DIFF_p output      |
| ○      | DQ                 |
| ○      | DQS                |
| ○      | DQSB               |
| ○      | Hard processor...  |
| ○      | CLK_n              |
| ○      | CLK_p              |
| ○      | GX_X*n             |
| ○      | GX_X*p             |
| ○      | Other PLL          |
| ○      | MSEL0              |
| ○      | MSEL1              |
| ○      | MSEL2              |


| Node Name     | Direction | Location | I/O Bank | VREF Group | Filter Location | I/O Standard    | Reserved | Current Strength | Slew Rate   |
|---------------|-----------|----------|----------|------------|-----------------|-----------------|----------|------------------|-------------|
| init_done_led | Unknown   | PIN_AG25 | 4A       | B4A_N0     |                 | 2.5 V (default) |          | 12mA (default)   |             |
| led[0]        | Output    | PIN_AA24 | 5A       | B5A_N0     | PIN_AA24        | 2.5 V           |          | 12mA (default)   | 1 (default) |
| led[1]        | Output    | PIN_AB23 | 5A       | B5A_N0     | PIN_AB23        | 2.5 V           |          | 12mA (default)   | 1 (default) |
| led[2]        | Output    | PIN_AC23 | 4A       | B4A_N0     | PIN_AC23        | 2.5 V           |          | 12mA (default)   | 1 (default) |
| led[3]        | Output    | PIN_AD24 | 4A       | B4A_N0     | PIN_AD24        | 2.5 V           |          | 12mA (default)   | 1 (default) |
| clk           | Input     | PIN_AF14 | 3B       | B3B_N0     | PIN_AF14        | 2.5 V           |          | 12mA (default)   |             |
| KEY[0]        | Input     | PIN_AJ4  | 3B       | B3B_N0     | PIN_AJ4         | 2.5 V           |          | 12mA (default)   |             |
| KEY[1]        | Input     | PIN_AK4  | 3B       | B3B_N0     | PIN_AK4         | 2.5 V           |          | 12mA (default)   |             |
| KEY[2]        | Input     | PIN_AA14 | 3B       | B3B_N0     | PIN_AA14        | 2.5 V           |          | 12mA (default)   |             |
| KEY[3]        | Input     | PIN_AA15 | 3B       | B3B_N0     | PIN_AA15        | 2.5 V           |          | 12mA (default)   |             |
| HEX0[0]       | Output    |          |          |            | PIN_AH12        | 2.5 V (default) |          | 12mA (default)   | 1 (default) |

Filter: Pins: all


0% 00:00:00

## 6.4 Observed Demo Flow

The following sequence was demonstrated on hardware:




- KEY[2] pressed: System resets. LED[0] goes OFF, then comes back ON as init FSM repopulates all 4 FIFOs with 16 pages each (~130 clock cycles at 50MHz).






- KEY[3] pressed: alloc\_req[0] fires, simulating CPU requesting a page. Region 0 FIFO pops one address. LED[2] latches ON. LED[0] and LED[2] glow together.
- KEY[2] pressed: Full reset and reinit. LED[2] clears. LED[0] blinks and returns.



- KEY[1] pressed: alloc\_req[1] fires, simulating GPU requesting a page. Region 1 FIFO pops. LED[2] ON again with LED[0].



- KEY[0] pressed: alloc\_req[2] fires, simulating DMA requesting a page. Region 2 FIFO pops. Same LED behavior.

**\*\*LED[1] (reconfig\_active) was not observed in the demo because only 1-2 allocs were performed per region, never dropping any region below the LOW\_THRESH of 4. To trigger LED[1], a region would need to be drained below 4 pages while another remains above 10.\*\***

---

## 7. FUTURE DIRECTIONS

- For our next steps, this allocator will be connected to the ARM processor that is already built into the Cyclone V chip. This means instead of using buttons to simulate memory requests, the actual processor running real tasks like video playback, file transfers, or AI inference will send genuine alloc and free requests directly to the allocator.
- A monitoring block will be added on the FPGA side to watch the processor's memory usage in real time, so that when a background task suddenly needs more memory, the reconfig FSM moves pages to that region before it runs out, rather than waiting until it is already starving.
- The threshold values that decide when to rebalance, currently fixed in the code, will be made adjustable by the processor at runtime so the system can respond differently depending on how heavy the current workload is. The processor will also keep track of which addresses it borrowed and return them properly when done, completing the full borrow and return cycle that was not possible with just buttons.
- Finally the system will be scaled up from the small 16 page demo to handle megabytes (1000KB to 1024KB) of real DDR3 memory on the same board, making it a complete working memory manager that runs partly in hardware and partly in software.

## 8. CONCLUSION

This project successfully demonstrates a fully hardware-based dynamic DDR memory allocator implemented in SystemVerilog and synthesized on the Intel Cyclone V FPGA. The design provides single-cycle alloc and free operations across four independent memory regions, with an autonomous reconfiguration FSM that balances page distribution at runtime without any software intervention.

The FPGA demo validates initialization, allocation, and reset behavior through button inputs and LED indicators. The design is modular and parameterized, making it directly applicable to real SoC environments where CPU, GPU, and DMA engines compete for DDR memory pages at high speed.