# CMPT 379 Compilers

Anoop Sarkar http://www.cs.sfu.ca/~anoop

11/24/11

#### **Code Generation**

- Instruction selection
- Register allocation
- Stack frame allocation  $\sqrt{\phantom{a}}$
- Static or global allocation  $\sqrt{\phantom{a}}$
- Basic blocks and Flow graphs
- Transformations on Basic blocks

#### **Code Generation**

- Produce code that is correct
- Produce code that is of high quality (size and speed)
- The problem of generating optimal code is undecidable
- In practice, we need heuristics that generate good, but perhaps not optimal, code

11/24/11 3

#### Instruction Costs

- Since optimal code generation is not possible a useful way to think about the problem is as an optimization problem
- Each instruction can be assigned a cost
  - For complex instruction sets some instructions can be more preferable than others
- Using registers have zero cost, while using memory locations is costlier
- If each instruction is equally expensive, this will simply minimize the number of instructions

- Code generation either directly to assembly or from 3-address code (TAC)
- For each location, we have to find a register to store values or temporary values
  - Problem: limited number of registers
- Compiler has to find optimal assignment of locations to registers
  - Register use can involve stacked temporaries or other ways to reuse registers
- If no more registers available, we *spill* a location <sub>11/24</sub>into memory

### Register Allocation

- Bind locations to registers for all or part of a function
- Dynamic Optimization Problem
  - Not compile-time, but run-time frequency is what counts
- Heuristics
  - Allocate registers for variables likely to be used frequently
  - Keep temporaries in registers minimize their number
- Register Allocation using **Liveness Analysis**

#### **Basic Blocks**

- Functions transfer control from one place (the caller) to another (the called function)
- Other examples include any place where there are branch instructions
- A basic block is a sequence of statements that enters at the start and ends with a branch at the end
- Remaining task of code generation is to create code for basic blocks and branch them together

11/24/11 7

#### **Blocks**

```
main()
{
    int a = 0; int b = 0;
    {
        int b = 1;
        {
            int a = 2; printf("%d %d\n", a, b);
        }
        {
            int b = 3; printf("%d %d\n", a, b);
        }
        printf("%d %d\n", a, b);
    }
    printf("%d %d\n", a, b);
}
```

#### Partition into Basic Blocks


- Input: sequence of TAC instructions
  - 1. Determine set of leaders, the 1st statement of each basic block
    - a) The 1st statement is a leader
    - b) Any statement that is the target of a conditional jump or goto is a leader
    - c) Any statement immediately following a conditional jump or goto is a leader
  - 2. For each leader, the basic block contains all statements upto the next leader

11/24/11

## Control Flow Graph (CFG)

```
int main() {
                                           Entry
extern int f(int);
int i;
                                            i = 0
int *a;
for (i = 0;
     i < 10;
                                                                    Basic
                                           i < 10
         i = i + 1
                                                                   Blocks
   \{a[i] = f(i); \}
                                        a[i] = f(i);
}
                                          i = i+1;
                                            Exit
11/24/11
                                                                             10
```

## Control Flow Graph in TAC




## **Dataflow Analysis**

- Compute Dataflow Equations over Control Flow Graph
- in = all variables coming into basic block
  - def = variable is defined, e.g.  $\underline{x} := 0$
  - use = variable is used, e.g.  $y := \underline{x} + 1$
- out = all variables going out of basic block
- Liveness Analysis:

in[BB] := use[BB]  $\cup$  (out[BB] - def[BB]) out[BB] :=  $\cup$  in[s] : forall s  $\in$  succ[BB]

• Computation by fixed-point analysis

## Liveness Analysis



## Liveness Analysis

```
    Liveness Analysis:
        in[BB] := use[BB] ∪ (out[BB] - def[BB])
        out[BB] := ∪ in[s] : forall s ∈ succ[BB]
    Fixed point computation:
        for each n: in[n] := {}; out[n] := {}
        repeat
            for each n:
                 in'[n] := in[n]; out'[n] := out[n]
                 in[n] := use[n] ∪ (out[n] - def[n])
                 out[n] := ∪ in[s] : forall s ∈ succ[n]
                 until in'[n] == in[n] && out'[n] == out[n] for all n
```

7


```
in[BB] := use[BB] \cup (out[BB] - def[BB])
out[BB] := \cup in[s] : forall s \in succ[BB]
```

## Liveness Analysis

1 0 :- 0													
1, a := 0				1st	t	2n	d	3rd	l	4th	5th	6th	7th
$2, b \Rightarrow a + 1$		use	/def	in/	out	in/	out	in/c	out	in/out	in/out	in/out	in/out
3, c := c + b	1		a				a		a	ac	c ac	c ac	c ac
1 4 2	2	a	b	a		a	bc	ac	bc	ac bc	ac bc	ac bc	ac bc
[4, a := b * 2]	3	bc	c	bc	:	bc	b	bc	b	bc b	bc b	bc bc	bc bc
$5, a \neq N$	4	b	a	b		b	a	b	a	b ac	bc ac	bc ac	bc ac
3,47,17	5	a		a	a	a	ac	ac	ac	ac ac	ac ac	ac ac	ac ac
6, return c	6	с		c		c		c		c	c	С	c

can we do this faster? try going from 6 downto 1 instead


## Liveness Analysis




- Do liveness analysis on Control Flow Graph
  - Straightforward (iteration-less) computation within basic block
  - Compute live ranges for each location
- Build interference graph
  - Two locations are connected if their live ranges overlap

11/24/11 17

## **Register Allocation**






t3 = 4 t4 = t3 \* i t5 = a + t4 param i t6 = call f, 1 pop 4 \*(t5) = t6 t7 = 1 i = i + t7 goto L0


1

# **Register Allocation**



t3 = 4 t4 = t3 \* i t5 = a + t4 param i t6 = call f, 1 pop 4 \*(t5) = t6 t7 = 1 i = i + t7 goto L0


11/24/11 20




# **Register Allocation**

21

22






t3 = 4 t4 = t3 \* i t5 = a + t4 param i t6 = call f, 1 pop 4 \*(t5) = t6 t7 = 1 i = i + t7 goto L0


23

# **Register Allocation**




t3 = 4 t4 = t3 \* i t5 = a + t4 param i t6 = call f, 1 pop 4 \*(t5) = t6 t7 = 1 i = i + t7 goto L0

11/24/11 24



# Interference Graph


25



### Interference Graph

- Assume we have four registers: 1, 2, 3, 4
- By register allocation we mean: assign each register to a node in the interference graph
- However, we cannot assign the same register to two nodes connected by an edge
- If we have an algorithm that can color a graph with 4 colors, we have a register 11/24/allocation algorithm!

Colored Interference Graph



#### Register Allocation as Graph Coloring

- First pass: use as many symbolic registers as needed including registers for stack pointers, frame pointers, etc.
- Register Interference Graph
  - Two nodes in the graph are connected if their live ranges overlap
- Color interference graph
  - Result is register assignment -- k colors for k registers

11/24/11 29

# Register Allocation as Graph Coloring

- Second pass: assign physical registers to symbolic ones
  - Construct a register interference graph (nodes are symbolic registers and edge denotes that they cannot be assigned to the same physical register)
  - Attempt to k-color the interference graph,
     where k is the number of available registers
  - k-coloring a graph is NP-complete

#### Register Allocation as Graph Coloring

- Algorithm for solving whether a graph G is kcolorable:
- Pick any node *n* with fewer than *k* neighbours
- Remove n and adjacent edges to create a new graph G'
- k-coloring of G' can be extended to k-coloring to G by assigning to n a color that is not assigned to any of n's neighbours
- If we cannot extend G' to G, then k-coloring of G is not possible

11/24/11 31

# Register Allocation as Graph Coloring

- If every node in G has more than k neighbours, k-coloring of G is not possible
- Take some node n and spill into memory, remove it from the graph and continue kcoloring
- Spilling = generating code to store contents of register to memory and when location is used generate code to load from memory into an available register (by spilling another location)

# Register Allocation as Graph Coloring

- Many different heuristics for picking a node n to spill
- E.g. avoid introducing spilling symbolic registers that are inside loops or heavily visited regions of code
- C allows a register and a volatile keyword to direct the compiler whether a variable contains a value that is heavily used.
- Special case: Register Allocation for Expression Trees (Maximal Munch suffices for this task)

11/24/11 33

#### Summary

- Code generation: from Intermediate Representation (IR) to Assembly
- Three Address Code (TAC) can be easily converted to a control flow graph
- The control flow graph allows sophisticated dataflow analysis
- The liveness of each location can be used for register allocation
- Register Allocation as heuristic graph coloring.