## MIPS R2000 Assembly Language

Arithmetic and Logica	al Ir	nstru	ctions					
Instruction	Fo	rmat				Comment		
Absolute value abs rdest, rsrc	pse	eudoins	truction					Put the absolute value of register rsrc in register rdest
Addition (with overflow) add rd, rs, rt		6	rs 5	rt 5	rd 5	5	0x20	
Addition (without overflow) addu rd, rs, rt		0 6	rs 5	rt 5	rd 5	5	0x21	Put the sum of the register rs and rt into register rd
Addition immediate (with overflow) addi rt, rs, imm		8	rs 5	rt 5		imm 16		
Addition immediate (without overflow) addiu rt, rs, imm		9	rs 5	rt 5		imm 16		Put the sum of register rs and the sign-extended immediate into register rt
AND and rd, rs, rt		0 6	rs 5	rt 5	rd 5	5	0x24 6	Put the logical AND of register rs and rt into register rd
AND immediate andi rt, rs, imm		0xc 6	rs 5	rt 5		imm 16		Put the logical AND of register rs and the zero-extended immediate into register rt
<b>Divide (with overflow)</b> div rs, rt		0 6	rs 5	rt 5	1	0	0x1a 6	
<b>Divide (without overflow)</b> divu rs, rt		6	rs 5	rt 5	10		0x1b 6	Divide register rs by register rt.  Leave the quotient in register lo and the remainder in register hi. It an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the convention of the machine on which SPIM is run.
<b>Divide (with overflow)</b> div rdest, rsrc1, src2	pse	eudoins	truction					
<b>Divide (without overflow)</b> div rdest, rsrc1, src2	pse	eudoins	truction					Put the quotient of register rsrc1 and src2 into register rdest.
Multiply mult rs, rt		6	rs 5	rt 5	0		0x18	
<b>Unsigned multiply</b> multu rs, rt		6	rs 5	rt 5	0		0x19 6	Multiply registers rs and rt. Leave the low-order word of the product in register lo and the high-order word in register hi

Multiply (without overflow) mul rdest, rsrc1, src2	pseudoinstructi	on				
Multiply (with overflow) mulo rdest, rsrc1, src2	pseudoinstructi	on				
Unsigned multiply (with overflow) mulou rdest, rsrc1, src2	pseudoinstructi	on				Put the product of register rsrc1 and src2 into register rdest.
Negate value (with overflow) neg rdest, rsrc	pseudoinstructi	on				
Negate value (without overflow) negu rdest, rsrc	pseudoinstructi	on				Put the negative of register rsrc into register rd.
NOR	0 rs	rt	rd	0	0x27	Put the logical NOR of registers
nor rd, rs, rt	6 5	5	5	5	6	rs and rt into register rd
NOT not rdest, rsrc	pseudoinstructi	on				Put the bitwise logical negation of register rsrc into register rdest.
OR or rd, rs, rt	0 rs 6 5	rt 5	rd 5	5	0x25	Put the logical OR of registers rs and rt into register rd.
<b>OR immediate</b> ori rt, rs, imm	0xd rs 6 5	rt 5		imm 16		Put the logical OR of register rs and the zero-extended immediate into register rt.
Remainder rem rdest, rsrc1, rsrc2	pseudoinstructi	on				
Unsigned remainder rem rdest, rsrc1, rsrc2	pseudoinstructi	on				Put the remainder of register rsrc1 divided by register rsrc2 into register rdest. If an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the convention of the machine on which SPIM is run.
Shift left logical	0 rs	rt	rd	shamt	0	
sll rd, rt, shamt	6 5	5	5	5	6	
Shift left logical variable sllv rd, rt, rs	0 rs 6 5	rt 5	rd 5	5	6	
Shift right arithmetic sra rd, rt, shamt	0 rs 6 5	rt 5	rd 5	shamt 5	6	
Shift right arithmetic variable	0 rs 6 5	rt 5	rd 5	0 5	7	
srav rd, rt, rs						
srav rd, rt, rs  Shift right logical	0 rs	rt	rd	shamt	2	

1	ı						1
Shift right logical variable	0	rs	rt	rd	0	6	Shift register rt left (right) by the
srlv rd, rt, rs	6	5	5	5	5	6	distance indicated by the
							immediate shamt or the register rs
							and put the result into register rd.
							Argument rs is ignored for sll,
							sra, and srl.
Rotate left	pseudo-	instructio	n				
rol rdest, rsrc1, rsrc2							
Rotate right	pseudo-	instructio	n				Rotate register rsrc1 left (right) by
ror rdest, rsrc1, rsrc2							the distance indicated by rsrc2 and put the result into register
							rdest.
Subtract (with evenflow)	0	rs	rt	rd	0	0x22	
Subtract (with overflow) sub rd, rs, rt	6	5	5	5	5	6	
	0	rs	rt	rd	0	0x23	D. 4 (b 1; 60;
Subtract (without overflow) subu rd, rs, rt	6	5	5	5	5	6	Put the difference of registers rs and rt into register rd.
	0	rs	rt	rd	0	0x26	
Exclusive OR xor rd, rs, rt	6	5	5	5	5	6	Put the logical XOR of registers rs and rt into register rd.
	0xe	rs	rt		imm		
XOR immediate	6	5	5		16		Put the logical XOR of register rs and the zero-extended immediate
xori rt, rs, imm		-	-				into register rt.
Constant-Manipulatin	a Inetri	uctions	•				1
		0					
Load upper immediate	6	5	rt 5		16		Load the lower halfword of the
lui rt, imm		,	3		10		immediate imm into the upper halfword of register rt. The lower
							bits of the register are set to 0.
Load immediate	nseudoi	nstruction	1				Move the immediate imm into
li rdest, imm	pscudor	nstruction	1			register rdest.	
Comparison instruction	าทร						1 5
-	0	rs	rt	rd	0	0x2a	
Set less than slt rd, rs, rt	6	5	5	5	5	6	
	0	rs	rt	rd	0	0x2b	
Set less than unsigned sltu rd, rs, rt	6	5	5	5	5	6	Set register rd to 1 if register rs is less than rt, and to 0 otherwise.
	0xa	***	rd	1	imm		less than it, and to o otherwise.
Set less than immediate slti rd, rs, imm	6	rs 5	5		16		
	<del>                                     </del>				-		
Set less than unsigned	0xb	0	rt		imm		Set register rd to 1 if register rs is
immediate sltiu rd, rs, imm	less than the					less than the sign-extended immediate, and to o otherwise.	
Set equal	pseudoi	nstruction	1				Set register rdest to 1 if register rsrc1 equals rsrc2, and to 0
seq rdest, rsrc1, rsrc2							otherwise.
	1						Other Wise.

Set greater than equal sge rdest, rsrc1, rsrc2	pseudo	oinstru	ction	1		
Set greater than equal unsigned sgeu rdest, rsrc1, rsrc2	pseudo	oinstru	ction	1		Set register rdest to 1 if register rsrc1 is greater than or equal to register rsrc2, and to 0 otherwise.
Set greater than sgt rdest, rsrc1, rsrc2	pseudo	oinstru	ction	ı		
Set greater than unsigned sgtu rdest, rsrc1, rsrc2	pseudo	oinstru	ction	1		Set register rdest to 1 if register rsrc1 is greater than register rsrc2, and to 0 otherwise.
Set less than equal sle rdest, rsrc1, rsrc2	pseudo	oinstru	ction	1		
Set less than equal unsigned sleu rdest, rsrc1, rsrc2	pseudo	oinstru	ction	1		Set register rdest to 1 if register rsrc1 is less than or equal to rsrc2, and to 0 otherwise.
Branch instructions						
Branch instruction b label	pseudo	oinstru	ction	1		Unconditionally branch to the instruction at the label.
Branch coprocessor z true bczt label	0x1	Z	8 5	5	offset	
Branch coprocessor z false bczf label	0x1	z	5	5	offset 16	Conditionally branch the number of instructions specified by the offset if z's condition flag is true (false). $z$ is 0, 1, 2, or 3. The floating point unit is $z = 1$ .
<b>Branch on equal</b> beq rs, rt, label	6		rs 5	rt 5	offset 16	Conditionally branch the number of instructions specified by the offset if register rs equals rt.
Branch on greater than equal zero bgez rs, label	6		rs 5	5	offset 16	Conditionally branch the number of instructions specified by the offset if register rs is greater than or equal to 0.
Branch on greater than equal zero and link bgezal rs, label	6		rs 5	0x11 5	offset 16	Conditionally branch the number of instructions specified by the offset if register rs is greater than or equal to 0. Save the address of the next instruction in register 31.
Branch on greater than zero bgtz rs, label	7		rs 5	5	offset 16	Conditionally branch the instructions specified by the offset if register rs is greater than 0.

Branch on less than equal zero blez rs, label	6	rs 5	5	offset 16	Conditionally branch the instructions specified by the offset if register rs is less than or equal to 0.
Branch on less than zero and link bltzal rs, label	6	rs 5	0x10 5	offset 16	Conditionally branch the instructions specified by the offset if register rs is less than 0. Save the address of the next instruction in register 31.
<b>Branch on less than zero</b> bltz rs, label	6	rs 5	5	offset 16	Conditionally branch the instructions specified by the offset if register rs is less than 0.
<b>Branch on not equal</b> bne rs, rt, label	6	rs 5	rt 5	Conditionally branch the instructions specified by the offset if register rs is not equal to rt.	
Branch on equal zero beqz rsrc, label	pseudoins	truction		Conditionally branch to the instruction at the label if register rsrc equals 0.	
Branch on greater than equal bge rsrc1, rsrc2, label	pseudoins	truction			
Branch on greater than equal unsigned bgeu rsrc1, rsrc2, label	pseudoins	truction		Conditionally branch to the instruction at the label if register rsrc1 is greater than or equal to rsrc2.	
Branch on greater than bgt rsrc1, src2, label	pseudoins	truction			
Branch on greater than unsigned bgtu rsrc1, src2, label	pseudoins	truction		Conditionally branch to the instruction at the label if register rsrc1 is greater than src2.	
Branch on less than equal ble rsrc1, src2, label	pseudoins	truction			
Branch on less than equal unsigned bleu rsrc1, src2, label	pseudoins	truction		Conditionally branch to the instruction at the label if register rsrc1 is less than or equal to src2	
Branch on less than blt rsrc1, src2, label	pseudoins	truction			
Branch on less than unsigned bltu rsrc1, src2, label	pseudoins	truction		Conditionally branch to the instruction at the label if register rsrc1 is less than src2.	

Branch on not equal zero bnez rsrc, label  Jump instructions	pseudoinstruction	Conditionally branch to the instruction at the label if register rsrc is not equal to zero
Jump j target	2 target 6 26	Unconditionally jump to the instruction at target.
Jump and link jal target	3 target 6 26	Unconditionally jump to the instruction at target. Save the address of the next instruction in register \$ra.
Jump and link register jalr rs, rd	0 rs 0 rd 0 9 6 5 5 5 5 6	Unconditionally jump to the instruction whose address is in register rs. Save the address of the next instruction in register rd (which defaults to 31).
Jump register jr rs	0         rs         0         0         0         8           6         5         5         5         5         6	Unconditionally jump to the instruction whose address is in register rs.
Load instructions	1	
Load rdest, address la rdest, address	pseudoinstruction	Load computed address – not the contents of the location – into register rd.
Load byte lb rt, address	0x20         rs         rt         offset           6         5         5         16	
Load unsigned byte lbu rt, address	0x24         rs         rt         offset           6         5         5         16	Load the byte at address into register rt. The byt is sign-extended by lb, but not by lbu.
Load halfword  lh rt address	0x21         rs         rt         offset           6         5         5         16	
Load unsigned halfword lhu rt, address	0x25         rs         rt         offset           6         5         5         16	Load the byte at address into register rt. The byt is sign-extended by lh, but not by lhu.
Load word lw rt, address	0x23         rs         rt         offset           6         5         5         16	Load 32-bit word at address into register rt.
Load word coprocessor lwcz rt, address	0x3z         rs         rt         offset           6         5         5         16	Load the word at address into register rt of coprocessor z (0-3). The FP unit is $z = 1$ .
Load word left lwl rt, address	0x22         rs         rt         offset           6         5         5         16	

Load word right	0x26 rs	rt	offset	Load the left (right) bytes from
lwr rt, address	6 5	5	16	the word at the possibly unaligned
				address into register rt.
Load doubleword	pseudoinstructi	on	Load the 64-bit double word at	
ld rdest, address			address into registers rdest and	
	+			rest + 1.
Unaligned load halfword	pseudoinstructi	on		
ulh rdest, address				
Unaligned load halfword	pseudoinstructi	on		Load the 16-bit halfword at the possibly unaligned address into
unsigned ulhu rdest, address				register rdest. The halfword is
W. 14450, W. 441450				sign-extended by ulh, but not
				ulhu.
Unaligned load word	pseudoinstructi	on		Load the 32-bit word at the
ulw rdest, address				possibly unaligned address into
				register rdest.
Store instructions	1			
Store byte	0x28 rs	rt	offset	Store the low byte from register rt
sb rt, address	6 5	5	16	at address.
Store halfword	0x29 rs	rt	offset	Store the low halfword from
sh rt, address	6 5	5	16	register rt at address.
Store word	0x2b rs	rt	offset	Store the word from register rt at
sw rt, address	6 5	5	16	address.
Store word coprocessor	0x2z rs	rt	offset	Store the word from register rt of
swcz rt, address	6 5	5	16	coprocessor z at address. The FP unit is z=1.
	0x2a rs	rt	offset	
Store word left swl rt, address	6 5	5	16	_
Store word right swr rt, address	0x2e rs	rt	offset	Store the left (right) bytes from register rt at the possibly
swi it, address	6 5	5	16	unaligned address.
Store doubleword	pseudoinstructi	on		Store the 64-bit double word in
sd rsrc, address	pseddomsdiden	on		registers rsrc and rsrc+1 at
				address
Unaligned store halfword	pseudoinstructi	on		Store the low halfword from
ush rsrc, address				register rsrc at the possibly
	1			unaligned address.
Unaligned store word	pseudoinstructi	on		Store the word from register rsrc
usw rsrc, address				at the possibly unaligned address.

Data movement inst	ruct	ions									
Move from hi		0	0	0	rd	0	0x10				
mfhi rd		6	5	5	5	5	6				
Move from lo			Ι .		T ,	Ι .	0.12	The multiply and divide unit			
mflo rd		6	5	5	rd 5	5	0x12	produces its results in two			
		0	3	3	3	3	6	additional registers, hi and lo.			
								These instructions move values to			
								and from these registers.			
								Move the hi (lo) register to			
	┿,							register rd.			
Move to hi		0	rs	0	0	0	0x11				
mthi rs	4.	6	5	5	5	5	6				
Move to lo		0	rs	0	0	0	0x13	Move register rs to the high (lo)			
mtlo rs		6	5	5	5	5	6	register.			
Move from coprocessor z	١			Ι.				Coprocessors have their own			
mfcz rt, rd	[	0x1z	0	rt 5	rd 5	5	0	register sets. These instructions			
		6	5	5	5	5	6	move values between these			
								registers and the CPU's registers.			
								Move coprocessor z's register rd			
								to CPU register rt. The FP unit is			
	$\perp$							z=1.			
Move double from	ps	seudoin	struction	ı				Move FP registers frsrc1 and			
coprocessor 1								frsrc1+1 to CPU registers rdest			
mfc1.d rdest, frsrc1	4							and rdest+1.			
Move to coprocessor z		0x1z	4	rt	rd	0	0	Move CPU register rt to			
mtcz rd, rt		6	5	5	5	5	6	coprocessor z's register rd.			
FP instructions (verç	jl. P	atter	son/H	ennes	sy: Co	mput	er Orga	anization & Design)			
<b>Exception and interr</b>	upt	instr	uction	ıs							
Return from exception		0x10	1	0	0	0	0x20	Restore the status register.			
rfe	'	6	1	9	5	5	6	restore the status register.			
System cell	1	0	0	0		0	0xc	Pagistar Syl contains the number			
System call syscall	l	6	5	5	5	5	6	Register \$v0 contains the number of the systems call provided by			
		Ü	J	J	3	J	O	SPIM			
Break		0		(	code		0xd	Cause exception code. Exception			
break code	'	6	1		20		6	1 is reserved for the debugger.			
	1	0	0	0	0	0	0				
No operation	l	6	5	5	5	5	6	Do nothing			
nop								1			

## MIPS Register und Konventionen für die Verwendung der Register

Register name	Number	Usage				
\$zero	0	constant 0				
\$at	1	reserved for assembler				
\$v0	2	expression evaluation and results of a function				
\$v1	3	expression evaluation and results of a function				
\$a0	4	argument 1				
\$a1	5	argument 2				
\$a2	6	argument 3				
\$a3	7	argument 4				
\$t0	8	temporary (not preserved across call)				
\$t1	9	temporary (not preserved across call)				
\$t2	10	temporary (not preserved across call)				
\$t3	11	temporary (not preserved across call)				
\$t4	12	temporary (not preserved across call)				
\$t5	13	temporary (not preserved across call)				
\$t6	14	temporary (not preserved across call)				
\$t7	15	temporary (not preserved across call)				
\$s0	16	saved temporary (preserved across call)				
<b>\$</b> s1	17	saved temporary (preserved across call)				
\$s2	18	saved temporary (preserved across call)				
\$s3	19	saved temporary (preserved across call)				
\$s4	20	saved temporary (preserved across call)				
\$s5	21	saved temporary (preserved across call)				
<b>\$</b> s6	22	saved temporary (preserved across call)				
\$s7	23	saved temporary (preserved across call)				
\$t8	24	temporary (not preserved across call)				
\$t9	25	temporary (not preserved across call)				
\$k0	26	reserved for OS kernel				
\$k1	27	reserved for OS kernel				
\$gp	28	pointer to global area				
\$sp	29	stack pointer				
\$fp	30	frame pointer				
\$ra	31	return address (used by function call)				

## Reference:

 $http://www.cs.wisc.edu/{\sim} larus/SPIM/cod-appa.pdf$