

Key

red = mem_system.v output
purple = mem_system.v input
blue = cache.v inputs
orange = cache.v outputs
green = four_bank_mem.v inputs
teal = four_bank_mem.v outputs
black = internal to the controller

State Machine Default Outputs:

write_cache1 = 1'b0; write_cahce2 = 1'b0; tag = 5'bxxxxx;index = 8'hxxoffset = 3'bxx; data_out_mem = 16'hxxxx; data out cache = 16'hxxxx; comp = 1'b0;enable = 1'b1; valid out = 1'b0; addr_mem = 16'hxxxx; wr mem = 1'b0; rd mem = 1'b0;CacheHit = 1'b0; Stall = 1'b1: Done = 1'b0: DataOut = 16'hxxxx;

If there is a miss, decide which cache module to victimize based on this logic: If one is valid, select the other one. If neither is valid, select way zero. If both are valid, use the pseudo-random replacement algorithm.

In Access Write: Make sure only the correct module has its write input asserted.