


	PROJECT-INTRODUCTION	CLASS BASED VERIFICATION	OVERALL CHALLENGES AND LEARNINGS	DEMO and Q&A
	02	04	90	07
AGENDA	01 TEAM INTRODUCTIONS	DESIGN IMPLEMENTATION	UVM BASED VERIFICATION	






NICK ALLMEYER (nall2@pdx.edu)

- -Current quarter at PSU: 9
- Graduation Date: Spring 2025
- Current Internship / Offer: N/A



(amaso@pdx.edu)

- (amaso@pdx.edu) -Current quarter at PSU:
- Graduation Date:
- Current Internship / Offer:



AHLIAH NORDSTROM (ahliah@pdx.edu)

- -Current quarter at PSU: 14 Graduation Date: June 2024
- Current Internship / Offer: **PGE**



VERIFY AN ASYNC FIFO

CLASS BASED

chunks used to verify the reusable, class-based Code was split into FIFO design

Class based code was used as a stepping stone for UVM

N. ALLMEYER

A. MASO

- SPECIFIC TASKS..

A. NORDSTROM

SPECIFIC TASKS...


Our design is based off

full/empty signals FIFO #1, with half

instead of almost.

C. Cummings FIEO #1

- SPECIFIC TASKS...



SOURCE OF ASYNC FIFO



SOURCE

Clifford E. Cummings FIFO #1 partitioning with synchronized pointer comparison



CONTRIBUTIONS

Memory Buffer:

rdata

wdata

wdata

 Optimized to support higher data throughput and reduced latency

Pointer Management:

FIFO rptr & empty

FIFO Memory (Dual Port RAM)

wclken

wfull

wfull

raddr

raddr

raddr +

★ waddr

waddr

winc

FIFO wptr & full

- Improved pointer increment logic
 - Improved detection for flag conditions

rempty

rrst_n

wq2_rptr

wrst_n

sync_r2w


wrst_n

wclk

Synchronization Logic:

- Developed unified sync model

ASYNC FIFO DESIGN



SPECIFICATIONS

- -80Mhz sender clk freq -50Mhz receiver clk freq
 - 120 WRITE burst size - 0 WRITE idle cycles
 - 0 READ idle cycles




Modules

- Memory

- Top

- Read Pointer
- Sync Write Pointer




HOW WE VERIFIED DUT

Contains external signals for FIFO and internal signals for the BFM. Also contains a reset_fifo task to reset the FIFO and generate both the write and read locks for our two domains



NTERFACE



ENVIRONMENT

Serves as the central structure that contains the major testbench components. Each component is implemented as a class, interacting and synchronizing through

transactions and mailboxes

HOW WE VERIFIED DUT: CLASSES





- Drives transactions to FIFO and updates flags
- Uses mailbox to receive from generator and send to scoreboard



F

GENERATOR

- Generates transactions for W&R operations then sends them to driver and monitor
- Uses mailbox to communicate with driver and monitor



SCOREBOARD

Checks correctness of data read from

- Orchestrates execution of generator,

TESTBENCH

driver, monitor, & scoreboard

 Uses mailbox to receive transactions from the driver and monitor.



MONITOR

- Monitors read transactions from he FIFO and updates transaction with the current status of FIFO
- Uses mailbox to receive transactions from generator and send to scoreboard



TRANSACTION

- Defines data structure for a single transaction in the FIFO environment
 - I/O signals and constraints for randomization

CHALLENGES AND LEARNINGS

~ ~

Venus is the second planet from the Sun

COMPANIES

Mercury is the closest planet to the Sun

RECOGNITION

Jupiter is the biggest planet of them all

BIG SALARY

Saturn is composed of hydrogen and helium


LEADERSHIP

Neptune is the farthest planet from the Sun

DIVERSITY

Despite being red, Mars is a cold place





HOW WE VERIFIED DUT: ARCHITECTURE

Instantiates the verification environment

TOP

thus the sequencer, monitor, and driver, as well as the scoreboard and coverage.

Encapsulates the set-up of the agent and

ENVIRONMENT

02

01

603

LEST

verification process by configuring and managing the Instantiates the environment and controls the overall

execution of different test scenarios.

HOW WE VERIFIED DUT: ARCHITECTURE

An active agent containing sequencers, drivers and monitors for both read and write operations. It's used to hold and instantiate these classes and we only have one interface and thus, only one agent.

MONITOR

Monitoring of read operations separately from write operations by extending the 'uvm_monitor' and vise versa

DRIVER

Monitoring of read operations separately from write operations by extending the 'uvm_monitor' and vise versa

AGENT

Manages the flow of transactions from sequence to driver by extending the 'uvm_sequencer'. It acts as the intermediary that sequences transactions and ensures they are correctly managed and forwarded to the driver.

SEQUENCER

HOW WE VERIFIED DUT: ARCHITECTURE







TRANSACTION

SEQUENCE

Compares expected results with actual results of all operations. It verifies that data read from the FIFO matches data written to it.

Generates sequences of read transactions separately from write transactions by extending the 'uvm_sequence' and vice

Extends 'uvm_sequence_item'
and represents basic unit of data
transfer in UVM environment. All
necessary signals and data for a
single transaction are
encapsulated here.

45% CODE COV TEST SCENARIOS AND COVERAGE FUNCTIONAL COV 30% **L**#07 90#L PASSED T#05 T#04 T#03 **FAILED** T#02 T#01

