گزارش تمرین vhdl سری 2 معماری کامپیوتر

آنوشا شریعتی 9923041

ماژول cas و تست بنچ :

طبق مدار داده شده در صورت سوال ماژول به شکل روبه رو طراحی شد. برای طراحی به یک بلوک فول ادر نیز نیاز داشتیم ولی برای راحتی کار به صورت ماژول جدا تعریف نشد و با توجه به مدار آن و با تعریف سیگنال t کد آن نوشته شد.

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity cas is
5      Port ( x : in  STD_LOGIC;
6             d : in  STD_LOGIC;
7             p : in  STD_LOGIC;
8             cin : in  STD_LOGIC;
9             r : out  STD_LOGIC;
10            cout : out  STD_LOGIC);
11 end cas;
12
13 architecture Behavioral of cas is
14
15 signal t : STD_LOGIC;
16
17 begin
18
19 t <= d xor p;
20 r <= t xor x xor cin ;                          --full adder sum
21 cout <= (t or x) and (t or cin) and (x or cin) ;  --full adder carry
22
23 end Behavioral;
24
```

```
55        wait for 100 ps;
56        x <= '1';
57        d <='0';
58        p <= '1';
59        cin <= '1';
60        wait for 100 ps;
61        x <= '0';
62        d <='0';
63        p <= '0';
64        cin <= '1';
65        wait for 100 ps;
66        x <= '0';
67        d <='0';
68        p <= '1';
69        cin <= '1';
70        wait for 100 ps;
71        x <= '1';
72        d <='1';
73        p <= '1';
74        cin <= '1';
75        wait for 100 ps;
76        x <= '1';
77        d <='0';
78        p <= '0';
79        cin <= '0';
```



Device Utilization Summary				[-]
Logic Utilization	**Used**	**Available**	**Utilization**	**Note(s)**
Number of 4 input LUTs	2	7,168	1%	
Number of occupied Slices	1	3,584	1%	
Number of Slices containing only related logic	1	1	100%	
Number of Slices containing unrelated logic	0	1	0%	
Total Number of 4 input LUTs	2	7,168	1%	
Number of bonded IOBs	6	141	4%	
Average Fanout of Non-Clock Nets	1.67			

ماژول x :

برای طراحی این ماژول از ماژول cas که در قسمت قبل توضیح داده شد به صورت component استفاده کردیم. سپس با استفاده از شکل مدار داده شده در صورت سوال با دستورport map ورودی و خروجی های ماژول cas را مشخص میکنیم.

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity x_block is
5      Port ( a0 : in  STD_LOGIC;
6             a1 : in  STD_LOGIC;
7             a2 : in  STD_LOGIC;
8             a3 : in  STD_LOGIC;
9             a4 : in  STD_LOGIC;
10            di1 : in  STD_LOGIC;
11            pi1 : in  STD_LOGIC;
12            pi2 : in  STD_LOGIC;
13            co1 : out  STD_LOGIC;
14            co2 : out  STD_LOGIC;
15            do1 : out  STD_LOGIC;
16            do2 : out  STD_LOGIC;
17            r0 : out  STD_LOGIC;
18            r1 : out  STD_LOGIC;
19            r2 : out  STD_LOGIC;
20            r3 : out  STD_LOGIC;
21            r4 : out  STD_LOGIC );
22 end x_block;
23
24 architecture Behavioral of x_block is
25
26 component cas is
27     Port ( x : in  STD_LOGIC;
28            d : in  STD_LOGIC;
29            p : in  STD_LOGIC;
30            cin : in  STD_LOGIC;
31            r : out  STD_LOGIC;
32            cout : out  STD_LOGIC);
33 end component;
34
35 signal npi1 : STD_LOGIC;
36 signal npi2 : STD_LOGIC;
37 signal t : STD_LOGIC_VECTOR (4 downto 0);
38 signal o : STD_LOGIC_VECTOR (1 downto 0);
39
40 begin
41 npi1 <= not pi1;
42 npi2 <= not pi2;
43
44 cas_a : cas port map (
45    x => a0,
46    d => pi1,
47    p=> pi1,
48    cin => t(1),
49    r => r0,
50    cout => co1
51    );
52
53 cas_b : cas port map (
54    x => a1,
55    d => npi1,
56    p=> pi1,
57    cin => t(0),
58    r => o(1),
59    cout => t(1)
60    );
```

```
62 cas_c : cas port map (
63    x => a2,
64    d => '1',
65    p=> pi1,
66    cin => pi1,
67    r => o(0),
68    cout => t(0)
69    );
70
71 cas_d : cas port map (
72    x => o(1),
73    d => di1,
74    p=> pi2,
75    cin => t(4) ,
76    r => r1,
77    cout => co2
78    );
79
80 cas_e : cas port map (
81    x => o(0),
82    d => pi2,
83    p=> pi2,
84    cin =>t(3),
85    r => r2,
86    cout => t(4)
87    );
88
89 cas_f : cas port map (
90    x => a3,
91    d => npi2,
92    p=> pi2,
93    cin => t(2),
94    r => r3,
95    cout => t(3)
96    );
97
98 cas_g : cas port map (
99    x => a4,
100   d => '1',
101   p=> pi2,
102   cin => pi2,
103   r => r4,
104   cout => t(2)
105   );
106
107 do2 <= pi2 ;
108 do1 <= di1 ;
109
110 end Behavioral;
```

تست بنچ ماژول x :

```
85          wait for 100 ps;
86             a0 <= '1';
87             a1 <= '0';
88             a2 <= '0';
89             a3 <= '1';
90             a4 <= '1';
91             di1 <= '0';
92             pi1 <= '1';
93             pi2 <= '1';
94          wait for 100 ps;
95             a0 <= '0';
96             a1 <= '1';
97             a2 <= '1';
98             a3 <= '0';
99             a4 <= '0';
100            di1 <= '1';
101            pi1 <= '0';
102            pi2 <= '0';
103         wait for 100 ps;
104            a0 <= '1';
105            a1 <= '1';
106            a2 <= '0';
107            a3 <= '0';
108            a4 <= '0';
109            di1 <= '1';
110            pi1 <= '1';
111            pi2 <= '0';
112         wait for 100 ps;
```

```
112         wait for 100 ps;
113            a0 <= '1';
114            a1 <= '0';
115            a2 <= '1';
116            a3 <= '0';
117            a4 <= '1';
118            di1 <= '1';
119            pi1 <= '1';
120            pi2 <= '1';
121
122
123
```



سطوح مصرف:

Device Utilization Summary				[-]
Logic Utilization	**Used**	**Available**	**Utilization**	**Note(s)**
Number of 4 input LUTs	2	7,168	1%	
Number of occupied Slices	1	3,584	1%	
Number of Slices containing only related logic	1	1	100%	
Number of Slices containing unrelated logic	0	1	0%	
Total Number of 4 input LUTs	2	7,168	1%	
Number of bonded IOBs	6	141	4%	
Average Fanout of Non-Clock Nets	1.67			

ماژول y :

برای طراحی این ماژول مانند ماژول x از بلوک cas استفاده کردیم و با استفاده از شکل مدار خروجی و ورودی های آن را تعیین کردیم.

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity y_block is
    Port ( di1 : in  STD_LOGIC;
           di2 : in  STD_LOGIC;
           ai1 : in  STD_LOGIC;
           ai2 : in  STD_LOGIC;
           pi1 : in  STD_LOGIC;
           pi2 : in  STD_LOGIC;
           ci1 : in  STD_LOGIC;
           ci2 : in  STD_LOGIC;
           a22 : in  STD_LOGIC;
           co1 : out  STD_LOGIC;
           co2 : out  STD_LOGIC;
           s11 : out  STD_LOGIC;
           s22 : out  STD_LOGIC;
           s21 : out  STD_LOGIC;
           do2 : out  STD_LOGIC;
           do1 : out  STD_LOGIC;
           po2 : out  STD_LOGIC;
           po1 : out  STD_LOGIC);
end y_block;

architecture Behavioral of y_block is

component cas is
    Port ( x : in  STD_LOGIC;
           d : in  STD_LOGIC;
           p : in  STD_LOGIC;
           cin : in  STD_LOGIC;
           r : out  STD_LOGIC;
           cout : out  STD_LOGIC);
end component;
```

```
signal t : STD_LOGIC_VECTOR (1 downto 0);
signal o : STD_LOGIC;


begin

cas_h : cas port map (
   x => ai1,
   d => di1,
   p=> pi1,
   cin => t(0),
   r => s11,
   cout => co1
   );

cas_i : cas port map (
   x => ai2,
   d => di2,
   p=> pi1,
   cin => ci1,
   r => o,
   cout => t(0)
   );

cas_j : cas port map (
   x => o,
   d => di1,
   p=> pi2,
   cin => t(1),
   r => s21,
   cout => co2
   );

cas_k : cas port map (
   x => a22,
   d => di2,
   p=> pi2,
   cin => ci2,
   r => s22 ,
   cout => t(1)
   );

po1 <= pi1;
po2 <= pi2;
do1 <= di1;
do2 <= di2 ;



end Behavioral;
```

تست بنچ ماژول y :

```
90      -- hold reset state for 100 ns.
91      wait for 100 ps;
92         di1 <='1';
93         di2 <='1';
94         a11 <='0';
95         a12 <='0';
96         pi1 <='0';
97         pi2 <='0';
98         ci1 <='1';
99         ci2 <='1';
100        a22 <='1';
101     wait for 100 ps;
102        di1 <='1';
103        di2 <='1';
104        a11 <='0';
105        a12 <='1';
106        pi1 <='1';
107        pi2 <='1';
108        ci1 <='0';
109        ci2 <='0';
110        a22 <='0';
111     wait for 100 ps;
112        di1 <='0';
113        di2 <='1';
114        a11 <='1';
115        a12 <='0';
116        pi1 <='1';
117        pi2 <='0';
118        ci1 <='1';
119        ci2 <='0';
120        a22 <='1';
```

سطوح مصرف:

Device Utilization Summary				[-]
Logic Utilization	**Used**	**Available**	**Utilization**	**Note(s)**
Number of 4 input LUTs	8	7,168	1%	
Number of occupied Slices	5	3,584	1%	
Number of Slices containing only related logic	5	5	100%	
Number of Slices containing unrelated logic	0	5	0%	
Total Number of 4 input LUTs	8	7,168	1%	
Number of bonded IOBs	18	141	12%	
Average Fanout of Non-Clock Nets	2.41			

کد اصلی:

برای نوشتن کد اصلی از دو بلاک x,y که در قسمت قبل تعریف شد به صورت component استفاده میکنیم.
سپس سیگنال های زیر را برای ارتباط بین ماژول ها تعریف میکنیم. سپس با دستور پورت مپ برای هر ماژول استفاده شده ورودی و خروجی ها را طبق شکل تعیین میکنیم. (کد خلاصه شده طبقه آخر)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity main_root is
    Port ( input : in  STD_LOGIC_VECTOR (15 downto 0);
           output : inout  STD_LOGIC_VECTOR (7 downto 0));
end main_root;

architecture Behavioral of main_root is

component x_block is
    Port ( a0 : in  STD_LOGIC;
           a1 : in  STD_LOGIC;
           a2 : in  STD_LOGIC;
           a3 : in  STD_LOGIC;
           a4 : in  STD_LOGIC;
           di1 : in  STD_LOGIC;
           pi1 : in  STD_LOGIC;
           pi2 : in  STD_LOGIC;
           co1 : out  STD_LOGIC;
           co2 : out  STD_LOGIC;
           do1 : out  STD_LOGIC;
           do2 : out  STD_LOGIC;
           r0 : out  STD_LOGIC;
           r1 : out  STD_LOGIC;
           r2 : out  STD_LOGIC;
           r3 : out  STD_LOGIC;
           r4 : out  STD_LOGIC);
end component;

    Port ( di1 : in  STD_LOGIC;
           di2 : in  STD_LOGIC;
           a11 : in  STD_LOGIC;
           a12 : in  STD_LOGIC;
           pi1 : in  STD_LOGIC;
           pi2 : in  STD_LOGIC;
           ci1 : in  STD_LOGIC;
           ci2 : in  STD_LOGIC;
           a22 : in  STD_LOGIC;
           co1 : out  STD_LOGIC;
           co2 : out  STD_LOGIC;
           s11 : out  STD_LOGIC;
           s22 : out  STD_LOGIC;
           s21 : out  STD_LOGIC;
           do2 : out  STD_LOGIC;
           do1 : out  STD_LOGIC;
           po2 : out  STD_LOGIC;
           po1 : out  STD_LOGIC);
end component;

signal o1 : STD_LOGIC_VECTOR (4 downto 0); --vertical outputs of first level
signal o2 : STD_LOGIC_VECTOR (8 downto 0); --vertical outputs of second level
signal o3 : STD_LOGIC_VECTOR (12 downto 0); --vertical outputs of third level
--left to right outputs
signal h2 : STD_LOGIC_VECTOR (1 downto 0); --horizontal outputs of second level
signal h3 : STD_LOGIC_VECTOR (3 downto 0); --horizontal outputs of third level
signal h4 : STD_LOGIC_VECTOR (5 downto 0); --horizontal outputs of fourth level
--right to left outputs
signal m2 : STD_LOGIC_VECTOR (2 downto 0); --horizontal outputs of second level
signal m3 : STD_LOGIC_VECTOR (5 downto 0); --horizontal outputs of third level
signal m4 : STD_LOGIC_VECTOR (8 downto 0);

signal r : STD_LOGIC_VECTOR (16 downto 0);
signal a : STD_LOGIC_VECTOR (16 downto 1);
signal q :std_logic_vector(8 downto 1);

begin

a(1)<= input(15);
a(2)<= input(14);
a(3)<= input(13);
a(4)<= input(12);
a(5)<= input(11);
a(6)<= input(10);
a(7)<= input(9);
a(8)<= input(8);
a(9)<= input(7);
a(10)<= input(6);
a(11)<= input(5);
a(12)<= input(4);
a(13)<= input(3);
a(14)<= input(2);
a(15)<= input(1);
a(16)<= input(0);
```

```
--fourth level

y4 : y_block port map (
          di1 => o3(0),
          di2 => o3(1),
          a11 => o3(2),
          a12 => o3(4),
          pi1 => q(6),
          pi2 => q(7),
          ci1 => m4(6),
          ci2 => m4(8),
          a22 => m4(7),
          co1 => q(7),
          co2 => q(8),
        --s11 => nc,
          s22 => R(8),
          s21 => R(7),
        --do2 => nc,
        --do1 => nc,
          po2 => h4(1),
          po1 => h4(0)
          );

y5 : y_block port map (
          di1 => o3(3),
          di2 => o3(5),
          a11 => o3(6),
          a12 => o3(8),
          pi1 => h4(0),
          pi2 => h4(1),
          ci1 => m4(3),
          ci2 => m4(5),
          a22 => m4(4),
          co1 => m4(6),
          co2 => m4(8),
          s11 => m4(7),
          s22 => r(10),
          s21 => r(9),
        --do2 => nc,
        --do1 => nc,
          po2 => h4(3),
          po1 => h4(2)
          );
y6 : y_block port map (
          di1 => o3(7),
          di2 => o3(9),
          a11 => o3(10),
          a12 => o3(11),
          pi1 => h4(2),
          pi2 => h4(3),
          ci1 => m4(0),
          ci2 => m4(2),
          a22 => m4(1),
          co1 => m4(3),
          co2 => m4(5),
          s11 => m4(4),
          s22 => r(12),
          s21 => r(11),
        --do2 => nc,
        --do1 => nc,
          po2 => h4(5),
          po1 => h4(4)
          );

x4 : x_block port map (
    a0 => o3(11),
    a1 => a(13),
    a2 => a(14),
    a3 => a(15),
    a4 => a(16),
    di1 => h4(4),
    pi1 => h4(4),
    pi2 => h4(5),
    co1 => m4(0),
    co2 => m4(2),
  --do1 => nc,
  --do2 => nc,
    r0 => m4(1),
    r1 => r(13),
    r2 => r(14),
    r3 => r(15),
    r4 => r(16)
    );
output(0)<=q(8);
output(1)<=q(7);
output(2)<=q(6);
output(3)<=q(5);
output(4)<=q(4);
output(5)<=q(3);
output(6)<=q(2);
output(7)<=q(1);


end Behavioral;
```

آر تی ال شماتیک:

شماتیک بلو ک cas و x و y داخل مدار کلی:








main_root:1
vcc
XST_VCC
x_block
x1
x_block
x2
y_block
y1
y_block
y3
y_block
y2
x_block
x3
y_block
y4
y_block
y5
y_block
y6
x_block
x4
main_root


main_root
input(15:0)
output(7:0)
main_root

تکنولوژی شماتیک:



سطوح مصرف:

Device Utilization Summary				[-]
Logic Utilization	**Used**	**Available**	**Utilization**	**Note(s)**
Number of 4 input LUTs	69	7,168	1%	
Number of occupied Slices	37	3,584	1%	
Number of Slices containing only related logic	37	37	100%	
Number of Slices containing unrelated logic	0	37	0%	
Total Number of 4 input LUTs	69	7,168	1%	
Number of bonded IOBs	24	141	17%	
Average Fanout of Non-Clock Nets	3.02			

```
=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 542810 / 8
-------------------------------------------------------------------------
Delay:               52.881ns (Levels of Logic = 31)
  Source:            input<12> (PAD)
  Destination:       output<0> (PAD)

  Data Path: input<12> to output<0>
                              Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.821   1.405  input_12_IBUF (input_12_IBUF)
     LUT3:I0->O            2   0.551   1.216  x2/cas_a/cout1 (m2<0>)
     LUT4:I0->O            2   0.551   1.216  y1/cas_h/cout58_SW0 (N60)
     LUT4:I0->O           10   0.551   1.329  y1/cas_h/cout58 (output_5_OBUF)
     LUT4:I1->O            2   0.551   1.216  x2/cas_d/cout1 (m2<1>)
     LUT3:I0->O            2   0.551   0.945  y1/cas_j/cout79_SW0 (N66)
     LUT3:I2->O            2   0.551   0.903  y3/cas_i/Mxor_t_Result1 (y3/cas_i/t)
     LUT4:I3->O            2   0.551   0.903  y3/cas_i/cout1 (y3/t<0>)
     LUT4:I3->O            2   0.551   1.216  y3/cas_h/cout1 (m3<3>)
     LUT3:I0->O            2   0.551   0.945  y2/cas_h/cout79_SW0 (N64)
     LUT3:I2->O           10   0.551   1.329  y2/cas_h/cout79 (output_3_OBUF)
     LUT4:I1->O            2   0.551   1.216  x3/cas_d/cout1 (m3<2>)
     LUT4:I0->O            2   0.551   0.903  y3/cas_k/cout1 (y3/t<1>)
     LUT4:I3->O            2   0.551   1.072  y3/cas_j/cout1 (m3<5>)
     LUT3:I1->O            3   0.551   1.102  y2/cas_j/cout80_SW0 (N62)
     LUT4:I1->O            1   0.551   0.827  y6/cas_i/cout_SW2 (N72)
     LUT4:I3->O            2   0.551   0.903  y6/cas_i/cout (y6/t<0>)
     LUT4:I3->O            3   0.551   1.246  y6/cas_h/cout1 (m4<3>)
     LUT4:I0->O            1   0.551   1.140  y5/cas_i/cout1 (y5/t<0>)
     LUT4:I0->O            3   0.551   0.975  y5/cas_h/cout1 (m4<6>)
     LUT4:I2->O            1   0.551   0.000  y4/cas_h/cout89_F (N80)
     MUXF5:I0->O          10   0.360   1.473  y4/cas_h/cout89 (output_1_OBUF)
     LUT4:I3->O            3   0.551   1.246  y6/cas_h/cout1 (m4<3>)
     LUT4:I0->O            1   0.551   1.140  y5/cas_i/cout1 (y5/t<0>)
     LUT4:I0->O            3   0.551   0.975  y5/cas_h/cout1 (m4<6>)
     LUT4:I2->O            1   0.551   0.000  y4/cas_h/cout89_F (N80)
     MUXF5:I0->O          10   0.360   1.473  y4/cas_h/cout89 (output_1_OBUF)
     LUT4:I0->O            1   0.551   0.827  x4/cas_d/cout (m4<2>)
     LUT4:I3->O            1   0.551   0.827  y6/cas_k/cout (y6/t<1>)
     LUT4:I3->O            1   0.551   0.996  y6/cas_j/cout (m4<5>)
     LUT4:I1->O            1   0.551   0.827  y5/cas_j/cout70_SW0 (N68)
     LUT4:I3->O            2   0.551   0.903  y5/cas_j/cout70 (m4<8>)
     LUT4:I3->O            1   0.551   1.140  y4/cas_j/cout38 (y4/cas_j/cout38)
     LUT4:I0->O            1   0.551   0.827  y4/cas_j/cout94_SW0 (N70)
     LUT4:I3->O            1   0.551   0.801  y4/cas_j/cout94 (output_0_OBUF)
     OBUF:I->O                 5.644          output_0_OBUF (output<0>)
    ----------------------------------------
    Total                     52.881ns (22.253ns logic, 30.628ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.83 secs

-->

Total memory usage is 4513444 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    0 (   0 filtered)
```

```
=========================================================================
*                      Final Report                                     *
=========================================================================
Final Results
RTL Top Level Output File Name     : main_root.ngr
Top Level Output File Name         : main_root
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 70
#      LUT2                        : 6
#      LUT3                        : 19
#      LUT4                        : 44
#      MUXF5                       : 1
# IO Buffers                       : 24
#      IBUF                        : 16
#      OBUF                        : 8
=========================================================================
```

```
=========================================================================
HDL Synthesis Report

Macro Statistics
# Xors                                          : 104
 1-bit xor2                                    : 52
 1-bit xor3                                    : 52

=========================================================================

=========================================================================
*                      Advanced HDL Synthesis                           *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Xors                                          : 104
 1-bit xor2                                    : 52
 1-bit xor3                                    : 52

=========================================================================
```

```
-------------------------------------------------------------------------

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-4

 Number of Slices:                      39  out of   3584     1%
 Number of 4 input LUTs:                69  out of   7168     0%
 Number of IOs:                         24
 Number of bonded IOBs:                 24  out of    141    17%

---------------------------
```

کد تست بنچ و شبیه سازی:

```
29          );
30
31      stim_proc: process
32      begin
33
34          wait for 100 ps;                --the answer we expect in the tb
35              input <= "0000000000000001";  --output=1
36          wait for 100 ps;
37              input <= "0000000000010000";  --output=4
38          wait for 100 ps;
39              input <= "0000000101000100";  --output=18
40          wait for 100 ps;
41              input <= "0000001001110010";  --output=25
42          wait for 100 ps;
43              input <= "1010101010101010";  --output=208
44          wait for 100 ps;
45              input <= "0011001100010100";  --output=114
46          wait for 100 ps;
47
48
49
```