
گزارش تمرین vhdl سری 2 معماری کامپیوتر آنوشا شریعتی 9923041

ما و تست بنج: cas و تست بنج:

طبق مدار داده شده در صورت سوال ماژول به شکل روبه رو طراحی شد. برای طراحی به یک بلوک فول ادر نیز نیاز داشتیم ولی برای راحتی کار به صورت ماژول جدا تعریف نشد و با توجه به مدار آن و با تعریف سیگنال t کد آن نوشته شد.

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
4 entity cas is
       Port ( x : in STD_LOGIC;
5
              d : in STD LOGIC;
              p : in STD LOGIC;
              cin : in STD LOGIC;
8
              r : out STD LOGIC;
9
              cout : out STD LOGIC);
10
   end cas;
11
12
   architecture Behavioral of cas is
13
14
15 signal t : STD_LOGIC;
16
   begin
17
18
19 t <= d xor p;
                                                    --full adder sum
20 r <= t xor x xor cin;
21 cout <= (t or x) and (t or cin) and (x or cin); --full adder carry
23 end Behavioral;
24
```






Device Utilization Summary							
Logic Utilization	Used	Available	Utilization	Note(s)			
Number of 4 input LUTs	2	7, 168	1%				
Number of occupied Slices	1	3, 584	1%				
Number of Slices containing only related logic	1	1	100%				
Number of Slices containing unrelated logic	0	1	0%				
Total Number of 4 input LUTs	2	7, 168	1%				
Number of bonded <u>IOBs</u>	6	141	4%				
Average Fanout of Non-Clock Nets	1.67						

ماژول x:

برای طراحی این ماژول از ماژول cas که در قسمت قبل توضیح داده شد به صورت component استفاده کردیم. سپس با استفاده از شکل مدار داده شده در صورت سوال با دستور port map ورودی و خروجی های ماژول cas را مشخص میکنیم.

```
1 library IEEE;
  2 use IEEE.STD_LOGIC_1164.ALL;
  4 entity x_block is
                                                             62 cas c : cas port map (
       Port ( a0 : in STD_LOGIC;
 5
               al : in STD_LOGIC;
a2 : in STD_LOGIC;
                                                                   x => a2
                                                               63
                                                                      d => '1',
                                                               64
                a3 : in STD LOGIC;
  8
                                                                     p=> pil,
                                                               65
               a4 : in STD LOGIC;
  9
                                                                      cin => pil,
                                                               66
               dil : in STD LOGIC;
 10
                                                                      r => o(0),
                                                               67
               pil : in STD LOGIC;
 11
                                                                      cout => t(0)
               pi2 : in STD_LOGIC;
                                                              68
 12
                col : out STD LOGIC;
 13
                co2 : out STD LOGIC;
 14
                                                              70
                dol : out STD LOGIC;
                                                              71 cas_d : cas port map (
                do2 : out STD_LOGIC;
                                                                   x => o(1),
                                                              72
 17
                r0 : out STD_LOGIC;
                                                                      d => dil.
                                                              73
 18
                rl : out STD_LOGIC;
               r2 : out STD_LOGIC;
r3 : out STD_LOGIC;
                                                               74
                                                                      p=> pi2,
 19
                                                                      cin => t(4),
                                                              75
 20
               r4 : out STD LOGIC );
 21
                                                              76
                                                                      r => r1,
 22 end x_block;
                                                                       cout => co2
                                                              77
 23
                                                              78
                                                                       );
 24 architecture Behavioral of x block is
 25
                                                              80 cas_e : cas port map (
 26 component cas is
       Port ( x : in STD_LOGIC;
                                                              81
                                                                    x => o(0),
               d : in STD_LOGIC;
p : in STD_LOGIC;
                                                                      d => pi2,
 28
                                                              82
 29
                                                                      p=> pi2,
                                                              83
               cin : in STD_LOGIC;
r : out STD_LOGIC;
 30
                                                                       cin =>t(3),
                                                              84
 31
                                                                      r => r2,
                                                              85
               cout : out STD_LOGIC);
 32
                                                              86
                                                                       cout => t(4)
 33 end component;
                                                              87
 34
 35 signal npil : STD LOGIC;
                                                              88
 36 signal npi2 : STD_LOGIC;
                                                              89 cas f : cas port map (
 37 signal t: STD_LOGIC_VECTOR (4 downto 0);
38 signal o: STD_LOGIC_VECTOR (1 downto 0);
                                                                     x => a3.
                                                              90
                                                                      d => npi2,
                                                              92
                                                                     p=> pi2,
 40 begin
                                                                      cin => t(2).
                                                              93
 41 npil <= not pil;
                                                              94
                                                                     r => r3,
 42 npi2 <= not pi2;
                                                                      cout => t(3)
                                                              95
 44 cas_a : cas port map (
                                                              96
      \bar{x} => a0,
                                                              97
       d => pil,
                                                              98 cas_g : cas port map (
 47
       p=> pil,
                                                                     x => a4,
                                                              99
 48
       cin => t(1),
                                                                     d => '1',
                                                             100
 49
       r => r0,
                                                              101
                                                                      p=> pi2,
 50
       cout => col
                                                             102
                                                                      cin => pi2,
 51
                                                                      r => r4,
                                                             103
 52
                                                             104
                                                                      cout => t(2)
 53 cas_b : cas port map (
       x => a1,
                                                             105
 54
       d => npil,
                                                             106
 55
       p=> pil,
                                                             107 do2 <= pi2;
 56
       cin => t(0),
 57
                                                             108 dol <= dil ;
       r => o(1),
 58
                                                             109
        cout => t(1)
 59
                                                             110 end Behavioral:
60
```

```
wait for 100 ps;
  85
                                                               تست بنچ ماژول x:
              a0 <= '1';
 86
               al <= '0';
  87
              a2 <= '0';
 88
               a3 <= '1';
               a4 <= '1';
 90
               dil <= '0';
  91
               pil <= '1';
 92
              pi2 <= '1';
 93
            wait for 100 ps;
 94
                                                        wait for 100 ps;
 95
               a0 <= '0';
                                             112
               al <= '1';
 96
                                             113
                                                           a0 <= '1';
              a2 <= '1';
                                                           al <= '0';
                                             114
               a3 <= '0';
 98
                                                           a2 <= '1';
                                            115
               a4 <= '0';
 99
                                                           a3 <= '0';
                                            116
               dil <= '1';
 100
                                                           a4 <= '1';
                                            117
101
               pil <= '0';
                                                           dil <= '1';
                                            118
               pi2 <= '0';
102
                                                           pil <= '1';
                                             119
103
            wait for 100 ps;
                                                           pi2 <= '1';
                                            120
               a0 <= '1';
 104
                                            121
               al <= '1';
105
                                            122
               a2 <= '0';
106
                                           123
               a3 <= '0';
107
               a4 <= '0';
 108
               dil <= '1';
 109
               pil <= '1';
110
               pi2 <= '0';
 111
112
            wait for 100 ps;
```



سطوح مصرف:

Device Utilization Summary							
Logic Utilization	Used	Available	Utilization	Note(s)			
Number of 4 input LUTs	2	7, 168	1%				
Number of occupied Slices	1	3,584	1%				
Number of Slices containing only related logic	1	1	100%				
Number of Slices containing unrelated logic	0	1	0%				
Total Number of 4 input LUTs	2	7, 168	1%				
Number of bonded <u>IOBs</u>	6	141	4%				
Average Fanout of Non-Clock Nets	1.67						


ماژول y:

برای طراحی این ماژول مانند ماژول x از بلوک cas استفاده کردیم و با استفاده از شکل مدار خروجی و ورودی های آن را تعیین کردیم.

```
1 library IEEE;
  2 use IEEE.STD LOGIC 1164.ALL;
  4 entity y block is
       Port ( dil : in STD LOGIC;
                                          38
  6
              di2 : in STD LOGIC;
                                          39
              all : in STD LOGIC;
                                          40 begin
              al2 : in STD LOGIC;
                                          41
             pil : in STD LOGIC;
             pi2 : in STD LOGIC;
 10
              cil : in STD LOGIC;
 11
                                          44
             ci2 : in STD LOGIC;
                                          45
 12
             a22 : in STD LOGIC;
                                          46
 13
             col : out STD LOGIC;
                                          47
 14
                                          48
             co2 : out STD LOGIC;
 15
             sll : out STD_LOGIC;
                                          49
                                                 );
 16
              s22 : out STD LOGIC;
                                          50
 17
              s21 : out STD_LOGIC;
 18
              do2 : out STD_LOGIC;
 19
                                          52
              dol : out STD_LOGIC;
                                          53
 20
              po2 : out STD LOGIC;
                                          54
 21
                                          55
              pol : out STD LOGIC);
 22
                                          56
    end y_block;
 23
                                          57
 24
                                          58
                                                 );
     architecture Behavioral of y block is
 25
                                          59
 26
 27
     component cas is
        Port ( x : in STD LOGIC;
 28
              d : in STD LOGIC;
                                          62
 29
              p : in STD LOGIC;
                                          63
 30
                                         64
              cin : in STD LOGIC;
 31
                                          65
              r : out STD LOGIC;
 32
                                          66
              cout : out STD LOGIC);
 33
                                          67
                                                 );
34 end component:
                                          00
```

```
36 signal t : STD LOGIC VECTOR (1 downto 0);
 37 signal o : STD LOGIC;
42 cas h : cas port map (
43 x => all,
      d => dil,
      p=> pil,
      cin => t(0),
      r => s11,
       cout => col
 51 cas i : cas port map (
      x => a12,
       d => di2,
       p=> pil,
       cin => cil,
       r => o.
       cout => t(0)
 60 cas j : cas port map (
 61 x => 0,
      d => dil,
      p=> pi2,
      cin => t(1),
      r => s21,
       cout => co2
 69 cas k : cas port map (
 70
        x => a22,
       d => di2,
 71
      p=> pi2,
 72
 73
       cin => ci2,
        r => s22 ,
 74
        cout => t(1)
75
 76
        );
 77
 78 pol <= pil;
 79 po2 <= pi2;
 80 dol <= dil;
 81 do2 <= di2 ;
82
83
 84
85 end Behavioral;
86
```

تست بنچ ماڑول y:



سطوح مصرف:

Device Utilization Summary						
Logic Utilization	Used	Available	Utilization	Note(s)		
Number of 4 input LUTs	8	7, 168	1%			
Number of occupied Slices	5	3,584	1%			
Number of Slices containing only related logic	5	5	100%			
Number of Slices containing unrelated logic	0	5	0%			
Total Number of 4 input LUTs	8	7, 168	1%			
Number of bonded <u>IOBs</u>	18	141	12%			
Average Fanout of Non-Clock Nets	2.41					

کد اصلی:


برای نوشتن کد اصلی از دو بلاک x,y که در قسمت قبل تعریف شد به صورت component استفاده میکنیم. سپس سیگنال های زیر را برای ارتباط بین ماژول ها تعریف میکنیم. سپس با دستور پورت مپ برای هر ماژول استفاده شده ورودی و خروجی ها را طبق شکل تعیین میکنیم. (کد خلاصه شده طبقه آخر)


```
62 signal m4 : STD LOGIC VECTOR (8 downto 0);
  1 library IEEE;
  2 use IEEE.STD_LOGIC_1164.ALL;
                                                                   63
                                                                   64 signal r : STD_LOGIC_VECTOR (16 downto 0);
  4 entity main root is
                                                                   65 signal a : STD LOGIC VECTOR (16 downto 1);
        Port ( input : in STD_LOGIC_VECTOR (15 downto 0);
                                                                   66 signal q :std logic_vector(8 downto 1);
               output : inout STD LOGIC VECTOR (7 downto 0));
                                                                   67
  7 end main root;
                                                                   68 begin
                                                                   69
  9 architecture Behavioral of main root is
                                                                  70 a(1) <= input(15);
 10
                                                                   71 a(2) <= input(14);
 11 component x_block is
                                                                  72 a(3) <= input(13);
 12
         Port ( a0 : in STD_LOGIC;
               al : in STD LOGIC;
                                                                  73 a(4) <= input(12);
 13
                                                                  74 a(5) <= input(11);
 14
               a2 : in STD LOGIC:
               a3 : in STD LOGIC;
 15
                                                                   75 a(6) <= input(10);
               a4 : in STD LOGIC;
 16
                                                                   76 a(7) <= input(9);
               dil : in STD LOGIC;
 17
                                                                  77 a(8) <= input(8);
               pil : in STD_LOGIC;
 18
                                                                   78 a(9) <= input(7);
 19
               pi2 : in STD_LOGIC;
                                                                  79 a(10) <= input(6);
 20
               col : out STD_LOGIC;
                                                                   80 a(11) <= input(5);
 21
               co2 : out STD_LOGIC;
                                                                  81 a(12) <= input(4);
               do1 : out STD LOGIC;
               do2 : out STD LOGIC;
                                                                  82 a(13) <= input(3);
 23
                                                                  83 a(14) <= input(2);
 24
               r0 : out STD LOGIC;
               r1 : out STD LOGIC;
 25
                                                                  84 a(15) <= input(1);
               r2 : out STD LOGIC;
 26
                                                                 85 a(16) <= input(0);
               r3 : out STD LOGIC;
 27
 28
               r4 : out STD LOGIC);
 29 end component;
 30
 32
         Port ( dil : in STD_LOGIC;
 33
                di2 : in STD LOGIC;
               all : in STD LOGIC;
 34
 35
               a12 : in STD LOGIC;
               pil : in STD LOGIC;
 36
 37
                pi2 : in STD_LOGIC;
 38
                cil : in STD LOGIC;
               ci2 : in STD_LOGIC;
 39
 40
                a22 : in STD LOGIC;
                col : out STD LOGIC;
 41
               co2 : out STD_LOGIC;
 42
 43
                s11 : out STD LOGIC;
                s22 : out STD LOGIC;
 44
 45
                s21 : out STD_LOGIC;
 46
                do2 : out STD LOGIC;
 47
                do1 : out STD LOGIC;
 48
               po2 : out STD LOGIC;
                pol : out STD LOGIC);
 49
 50 end component;
 51
 52 signal o1 : STD_LOGIC_VECTOR (4 downto 0); --vertical outputs of first level
     signal o2 : STD_LOGIC_VECTOR (8 downto 0); --vertical outputs of second level
 54 signal o3 : STD LOGIC VECTOR (12 downto 0); --vertical outputs of third level
 55 -- left to right outputs
 56 signal h2 : STD_LOGIC_VECTOR (1 downto 0); --horizontal outputs of second level
 57 signal h3 : STD LOGIC VECTOR (3 downto 0); --horizontal outputs of third level
 58 signal h4 : STD_LOGIC_VECTOR (5 downto 0); --horizontal outputs of fourth level
 59 -- right to left outputs
 60 signal m2 : STD LOGIC VECTOR (2 downto 0); --horizontal outputs of second level
61 signal m3 : STD_LOGIC_VECTOR (5 downto 0); --horizontal outputs of third level
```


```
col => m4(6),
                                               249
216
     --fourth level
                                                                                            280 x4 : x_block port map (
                                               250
                                                                 co2 => m4(8),
217
                                                                                                     a0 => o3(11),
                                                                                            281
                                               251
                                                                  s11 => m4(7),
      y4 : y_block port map (
218
                                                                                            282
                                                                                                      al => a(13),
                                                                 s22 \Rightarrow r(10),
219
                 dil => o3(0),
                                               252
                                                                                                      a2 => a(14),
                                                                                            283
                 di2 => o3(1),
                                               253
                                                                 s21 => r(9),
220
                                                                                            284
                                                                                                      a3 => a(15),
221
                  all => o3(2),
                                               254
                                                                 --do2 => nc,
                                                                                                     a4 => a(16),
                                                                                            285
                 a12 => o3(4),
                                                                 --dol => nc,
222
                                               255
                                                                                                      dil => h4(4),
                                                                                            286
223
                 pil \Rightarrow q(6),
                                                                  po2 => h4(3),
                                               256
                                                                                                     pil => h4(4),
                                                                                            287
                 pi2 => q(7),
224
                                               257
                                                                  po1 => h4(2)
                                                                                            288
                                                                                                     pi2 => h4(5),
225
                  cil => m4(6),
                                                                                                     col => m4(0),
                                               258
                                                                 );
                                                                                            289
226
                  ci2 => m4(8),
                                               259 y6 : y_block port map (
                                                                                            290
                                                                                                     co2 => m4(2),
227
                 a22 => m4(7),
                                                                 dil => o3(7),
                                                                                            291
                                                                                                   --dol => nc.
                                               260
                  col \Rightarrow q(7),
                                               261
                                                                  di2 => o3(9),
                                                                                            292
                                                                                                   --do2 => nc,
                 co2 => q(8),
229
                                                                                                     r0 => m4(1),
                                               262
                                                                  all => o3(10),
                                                                                            293
230
                --s11 => nc,
                                                                                                     r1 => r(13),
                                                                 a12 => o3(11),
                                                                                            294
                                               263
                  s22 => R(8),
231
                                                                                                     r2 \Rightarrow r(14).
                                                                 pil => h4(2),
                                                                                            295
                                               264
232
                  s21 \Rightarrow R(7),
                                                                                            296
                                                                                                     r3 => r(15),
                                               265
                                                                 pi2 => h4(3),
                --do2 => nc,
233
                                                                                                     r4 => r(16)
                                                                                            297
                                               266
                                                                 cil => m4(0),
                --dol => nc.
234
                                                                                            298
                                                                                                     );
                                                                  ci2 => m4(2),
                                               267
                 po2 => h4(1),
235
                                                                                                 output(0)<=q(8);
                                                                                            299
                                               268
                                                                 a22 => m4(1),
                  po1 => h4(0)
236
                                                                                                  output (1) <= q(7);
                                                                                            300
                                                                 col => m4(3).
                                               269
237
                                                                                                  output (2) <= q(6);
                                                                                            301
                                               270
                                                                 co2 => m4(5),
238
                                                                                                  output (3) <= q(5);
                                                                                            302
                                                                 sl1 => m4(4),
239
      y5 : y_block port map (
                                               271
                                                                                            303
                                                                                                  output (4) <= q(4);
                 dil => o3(3),
                                                                  s22 \Rightarrow r(12),
                                               272
240
                                                                                            304
                                                                                                  output (5) <= q(3);
                 di2 => o3(5),
241
                                               273
                                                                 s21 => r(11),
                                                                                            305
                                                                                                  output (6) <= q(2);
242
                 all => o3(6),
                                                                --do2 => nc,
                                               274
                                                                                            306
                                                                                                  output (7) <= q(1);
                 a12 => o3(8),
243
                                                                --dol => nc,
                                               275
                                                                                            307
244
                 pil => h4(0),
                                               276
                                                                  po2 => h4(5),
                                                                                            308
                 pi2 => h4(1),
245
                                               277
                                                                 pol => h4(4)
                                                                                            309
                 cil => m4(3),
246
                                               278
                                                                  );
                                                                                            310 end Behavioral;
                 ci2 => m4(5),
247
                                               279
248
                  a22 => m4(4),
```


آر تی ال شماتیک:


شماتیک بلو ک cas و x و داخل مدار کلی:












تكنولوژى شماتيك:



سطوح مصرف:

Device Utilization Summary						
Logic Utilization	Used	Available	Utilization	Note(s)		
Number of 4 input LUTs	69	7, 168	1%			
Number of occupied Slices	37	3,584	1%			
Number of Slices containing only related logic	37	37	100%			
Number of Slices containing unrelated logic	0	37	0%			
Total Number of 4 input LUTs	69	7, 168	1%			
Number of bonded <u>IOBs</u>	24	141	17%			
Average Fanout of Non-Clock Nets	3.02					

ay:	52.881ns			
ource:	input<12			
estination:	output<0	> (PAD)		
ata Path: input<	12> to out	-		
Cell:in->out			Delay	Logical Name (Net Name)
IBUF:I->O	7	0.821	1.405	input 12 IBUF (input 12 IBUF)
LUT3:10->0	2	0.551	1.216	x2/cas_a/cout1 (m2<0>)
LUT4: I0->0	2	0.551	1.216	yl/cas h/cout58 SW0 (N60)
LUT4:I0->0				yl/cas_h/cout58 (output_5_OBUF)
LUT4: I1->0	2	0.551	1.216	x2/cas_d/cout1 (m2<1>)
LUT3:I0->0	2	0.551	0.945	yl/cas j/cout79 SWO (N66)
LUT3: I2->0				y3/cas i/Mxor t Resultl (y3/cas i/
LUT4:I3->0				y3/cas i/coutl (y3/t<0>)
LUT4: I3->0				y3/cas_h/cout1 (m3<3>)
LUT3:I0->0				y2/cas h/cout79 SW0 (N64)
LUT3: I2->0				y2/cas h/cout79 (output 3 OBUF)
LUT4:I1->0	2			x3/cas_d/cout1 (m3<2>)
LUT4:I0->0		0.551	0.903	y3/cas_k/cout1 (y3/t<1>)
LUT4:I3->0				y3/cas_k/cout1 (y3/t<12) y3/cas j/cout1 (m3<5>)
LUT3:I1->0				y2/cas_j/cout80_SW0 (N62)
LUT4:I1->0				y6/cas i/cout SW2 (N72)
LUT4:13->0				y6/cas_1/cout_sw2 (N/2) y6/cas_1/cout_(y6/t<0>)
LUT4:13->0 LUT4:13->0				
LUT4:13->0 LUT4:10->0				y6/cas_h/coutl (m4<3>) y5/cas_i/coutl (y5/t<0>)
				y5/cas_1/cout1 (y5/t<0>) y5/cas_h/cout1 (m4<6>)
LUT4:I0->0 LUT4:I2->0				y4/cas_n/cout1 (m4<6>) y4/cas h/cout89 F (N80)
MUXF5:I0->0	10	0.551	1.470	v4/cas h/cout89 (output 1 OBUF)
	10	0.360	1.4/3	V4/Cas n/Couts9 (output 1 OBUF)
LUT4:I3->0 LUT4:I0->0				y6/cas_h/coutl (m4<3>)
LUT4:10->0 LUT4:10->0				y5/cas_i/coutl (y5/t<0>) y5/cas h/coutl (m4<6>)
LUT4:I0->0 LUT4:I2->0				y4/cas_h/cout89_F (N80)
MUXF5:I0->0				y4/cas_h/cout89 (output 1 OBUF)
LUT4:I0->0				x4/cas d/cout (m4<2>)
LUT4:I3->0				y6/cas k/cout (y6/t<1>)
LUT4:I3->0				y6/cas_i/cout (y6/c<1/) y6/cas j/cout (m4<5>)
LUT4:I1->0				y5/cas j/cout70 SW0 (N68)
LUT4:I3->0				y5/cas_j/cout70 (m4<8>)
LUT4:I3->0				y4/cas j/cout38 (y4/cas j/cout38)
LUT4:I0->0				y4/cas j/cout94 SW0 (N70)
LUT4:I3->0				y4/cas j/cout94 (output 0 OBUF)
OBUF:I->O		5.644		output_0_OBUF (output<0>)
T3				
Total		52.00INS		ns logic, 30.628ns route) logic, 57.9% route)

Total memory usage is 4513444 kilobytes Number of errors : 0 (0 filtered) Number of warnings : 18 (0 filtered) Number of infos : 0 (0 filtered)

* Final	Re	eport	•
	-		
Final Results			
RTL Top Level Output File Name	:	main_root.ngr	
Top Level Output File Name	:	main_root	
Output Format	:	NGC	
Optimization Goal	:	Speed	
Keep Hierarchy	:	No	
Design Statistics			
# IOs	:	24	
Cell Usage :			
# BELS		70	
# LUT2	:	6	
# LUT3	:	19	
# LUT4	:	44	
# MUXF5	:	1	
# IO Buffers	:	24	
# IBUF	:	16	
# OBUF	:	8	

```
HDL Synthesis Report
Macro Statistics
# Xors
1-bit xor2
1-bit xor3
                                                                                         : 104
: 52
: 52
                                       Advanced HDL Synthesis
Advanced HDL Synthesis Report
Macro Statistics

# Xors

1-bit xor2

1-bit xor3
                                                                                         : 104
: 52
: 52
```

```
Device utilization summary:
Selected Device : 3s400pq208-4
Number of Slices:
Number of 4 input LUTs:
Number of IOs:
Number of bonded IOBs:
                                                                  39 out of 3584
69 out of 7168
```

كد تست بنج و شبيه سازى:

```
30
 31
        stim_proc: process
 32
 33
           wait for 100 ps;
 34
                                             -- the answer we expect in the tb
             input <= "0000000000000001"; --output=1
 35
           wait for 100 ps;
 36
 37
              input <= "000000000000000"; --output=4
           wait for 100 ps;
             input <= "0000000101000100"; --output=18
 39
           wait for 100 ps;
 40
              input <= "0000001001110010"; --output=25
 41
           wait for 100 ps;
 42
 43
              input <= "1010101010101010"; --output=208
           wait for 100 ps;
input <= "0011001100010100"; --output=114</pre>
 44
 45
           wait for 100 ps;
 46
47
 48
```

