گزارش تکلیف سری یک vlsi معماری کامپیوتر آنوشا شریعتی 9923041

```
قسمت الف
1 library IEEE;
 2 use IEEE.STD_LOGIC_1164.ALL;
                                                          بر ای طر احی این قسمت به دو ماژ ول فول ادر و
 4 entity fulladder is
       Port ( a : in STD_LOGIC;
    b : in STD_LOGIC;
5
                                                        جمع کننده 6 بیتی باینری نیاز داشتیم که با استفاده
               cin : in STD LOGIC;
               s : out STD LOGIC;
8
                                                     از گیت های منطقی آنها به صورت زیر طراحی شد.
               cout : out STD_LOGIC);
10 end fulladder;
12 architecture Behavioral of fulladder is
14 begin
                                                            کد وی اچ دی ال ماژول فول ادر:
15
16 s <= a xor b xor cin;
17 cout <= (a or b) and (a or cin) and (b or cin);
18
19 end Behavioral;
20
21
```

کد وی اچ دی ال ماژول ادر 6 بیتی (به طور خلاصه):

```
library IEEE;
                                                        25
 1
 2 use IEEE.STD_LOGIC_1164.ALL;
                                                         26
                                                             u0 : fulladder port map (
                                                        27
                                                                a = > a(0),
                                                        28
                                                                b = > b(0),
    entity sixbitadder is
 4
        Port ( a : in STD_LOGIC_VECTOR (5 downto 0);
                                                         29
                                                                cin=>cain,
 5
                                                                s = > s(0),
              b : in STD_LOGIC_VECTOR (5 downto 0);
                                                         30
 6
               s : out STD_LOGIC_VECTOR (5 downto 0);
                                                                 cout=>c(0)
                                                        31
 7
                                                        32 );
               caout : out STD LOGIC;
8
               cain : in STD_LOGIC);
                                                         33
 9
                                                         34 ul : fulladder port map (
   end sixbitadder;
10
                                                         35
                                                                a = > a(1),
11
                                                         36
                                                                b = > b(1),
    architecture Behavioral of sixbitadder is
12
                                                                cin=>c(0),
                                                         37
13
                                                                s = > s(1),
                                                        38
    component fulladder is
14
                                                        39
                                                                cout=>c(1)
        Port ( a : in STD LOGIC;
15
                                                         40 );
               b : in STD LOGIC;
16
                                                         41
               cin : in STD_LOGIC;
17
                                                             u2 : fulladder port map (
                                                         42
               s : out STD LOGIC;
18
                                                         43
                                                                a = > a(2),
19
               cout : out STD LOGIC);
                                                                b = > b(2),
                                                         44
20 end component;
                                                        45
                                                                cin=>c(1),
21
                                                        46
                                                                s=>s(2),
   signal c : STD_LOGIC_VECTOR (4 downto 0);
                                                                cout=>c(2)
                                                        47
23
                                                        48 );
24 begin
25
```

کد اصلی (به طور خلاصه):

با اضافه کردن ماژول های طراحی شده در قسمت قبل و دستور پورت مپ طبق شکل ورودی ها و خروجی ها را اختصاص میدهیم.


```
signal yl : STD_LOGIC_VECTOR (5 downto 0);
signal y2 : STD_LOGIC_VECTOR (5 downto 0);
signal y3 : STD_LOGIC_VECTOR (5 downto 0);
signal y4 : STD_LOGIC_VECTOR (5 downto 0);
signal y5 : STD_LOGIC_VECTOR (5 downto 0);
      library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
  4 entity multiplierl is
          Port ( a : in STD_LOGIC_VECTOR (5 downto 0);
    b : in STD_LOGIC_VECTOR (5 downto 0);
    p : out STD_LOGIC_VECTOR (11 downto 0));
                                                                                       31
                                                                                       signal s1: STD_LOGIC_VECTOR (5 downto 0);
signal s2: STD_LOGIC_VECTOR (5 downto 0);
signal s3: STD_LOGIC_VECTOR (5 downto 0);
signal s4: STD_LOGIC_VECTOR (5 downto 0);
signal s5: STD_LOGIC_VECTOR (5 downto 0);
      end multiplierl;
 10 architecture Behavioral of multiplierl is
 11
     component sixbitadder is
                                                                                       38
                                                                                            signal cout : STD LOGIC VECTOR (5 downto 1);
            Port ( a : in STD_LOGIC_VECTOR (5 downto 0);
    b : in STD_LOGIC_VECTOR (5 downto 0);
    s : out STD_LOGIC_VECTOR (5 downto 0);
                                                                                       39
 14
                                                                                       40
                                                                                       41 begin
 16
                      caout : out STD_LOGIC;
                                                                                       42
                      cain : in STD_LOGIC);
 17
                                                                                       43 -- first digit
 18 end component;
                                                                                       44 p(0) <= a(0) and b(0);
45 x1(0) <= a(1) and b(0);
 19
 20 signal x1 : STD LOGIC VECTOR (5 downto 0);
                                                                                            x1(1) <= a(2) and b(0);
x1(2) <= a(3) and b(0);
21 signal x2 : STD_LOGIC_VECTOR (5 downto 0);
22 signal x3 : STD_LOGIC_VECTOR (5 downto 0);
23 signal x4 : STD_LOGIC_VECTOR (5 downto 0);
24 signal x5 : STD_LOGIC_VECTOR (5 downto 0);
                                                                                       46
                                                                                       47
                                                                                      48 x1(3) <= a(4) and b(0);


49 x1(4) <= a(5) and b(0);

50 x1(5) <= '0';
51
 52 y1(0) <= a(0) and b(1);
 53 y1(1) <= a(1) and b(1);
 54
        v1(2) \le a(2) \text{ and } b(1);
      y1(3) <= a(3) and b(1);
                                                                                          166
       y1(4) \le a(4) \text{ and } b(1);
 56
                                                                                                    p(5) <= s5(0);
                                                                                          167
       y1(5) \le a(5) \text{ and } b(1);
 57
                                                                                                    p(6) <= s5(1);
                                                                                          168
 58
                                                                                                   p(7) <= s5(2);
      il : sixbitadder port map (
 59
                                                                                          169
 60
          a=>x1.
                                                                                                   p(8) <= s5(3);
                                                                                          170
 61
           b=>y1,
                                                                                          171
                                                                                                   p(9) <= s5(4);
          cain=> '0',
 62
                                                                                                   p(10) <= s5(5);
                                                                                          172
 63
          s=>sl,
                                                                                          173
                                                                                                    p(11) <= cout(5);
          caout=>cout(1)
 64
                                                                                          174
 65 );
                                                                                          175
 66
 67
     --second digit
                                                                                          176
                                                                                                  end Behavioral;
                                                                                          177
     p(1) <= s1(0);
 69
                                                                                          178
       x2(0) <= s1(1);
 70
       x2(1) <= s1(2);
 71
        x2(2) \le s1(3);
 72
 73
        x2(3) \le s1(4);
 74
        x2(4) \le s1(5);
       x2(5) <= cout(1);
       y2(0) \le a(0) \text{ and } b(2);
77
       y2(1) \le a(1) and b(2);
78
      y2(2) \le a(2) and b(2);
      y2(3) \le a(3) \text{ and } b(2);
80
       y2(4) \le a(4) and b(2);
81
     y2(5) \le a(5) \text{ and } b(2);
83
     i2 : sixbitadder port map (
84
         a=>x2,
86
          b=>y2,
         cain=> '0',
87
         s=>s2,
88
89
          caout=>cout(2)
```


90

آر تى ال شماتيك:






تكنولوژى شماتيك :



کد و شبیه سازی تست بنچ:

```
-- Stimulus process
       stim_proc: process
40
       begin
41
          wait for 100 ps;
42
          a <= "1111111";
43
          b <= "001100";
44
          wait for 100 ps;
45
          a <= "0000000";
46
          b <= "001100";
47
          wait for 100 ps;
48
          a <= "000011";
49
          b <= "000001";
50
51
          wait for 100 ps;
52
          a <= "100011";
53
          b <= "101100";
54
          wait for 100 ps;
          a <= "1111110";
55
          b <= "0011111";
56
          wait for 100 ps;
57
           a <= "1111111";
58
          b <= "1111111";
59
          wait for 100 ps;
60
           a <= "110101";
61
62
          b <= "001101";
63
           wait for 100 ps;
```



قسمت ب

برای طراحی قسمت ب به دو ماژول فول ادر و هف ادر نیاز داشتیم. کد آن ها با استفاده از گیت های منطقی در زیر آمده است.

```
كدوى اچ دى ال ما رول هف ادر:
```

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4
5 entity ha is
6    Port (a: in STD_LOGIC;
7         b: in STD_LOGIC;
8         s: out STD_LOGIC;
9         c: out STD_LOGIC;
10 end ha;
11
12 architecture Behavioral of ha is
13
14 begin
15 c <= a and b;
16 s <= a xor b;
17 end Behavioral;</pre>
```

كد وى اچ دى ال ماژول فول ادر:

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3
 4
 5
 6 entity fa is
      Port ( x : in STD_LOGIC;
 7
              y : in STD_LOGIC;
 8
              z : in STD LOGIC;
 9
              s : out STD LOGIC;
10
              c : out STD_LOGIC);
11
12 end fa;
14 architecture Behavioral of fa is
15
16 begin
17
18 s <= x xor y xor z;
19 c <= (x or y) and (x or z) and (y or z);
21 end Behavioral;
22
```

کد اصلی (خلاصه شده):

x, اضافه کردن ماژول های تعریف شده در قسمت قبل توسط دستور پورت مپ و تعریف کردن سیگنال های y, z برای ربط دادن خروجی هر طبقه به ورودی طبقه بعد میتوان مدار داده شده در صورت سوال را طراحی

كرد. به عنوان نمونه كد طبقه اول و اخر در اينجا آور ده شده است.

```
entity multiplier2 is
        Port ( a : in STD_LOGIC_VECTOR (5 downto 0);
b : in STD_LOGIC_VECTOR (5 downto 0);
                                                                    component ha is
                                                                         Port ( a : in STD_LOGIC;
                                                                35
                 p : out STD LOGIC VECTOR (11 downto 0));
                                                                               b : in STD LOGIC;
                                                                36
                                                                                s : out STD_LOGIC;
  9 end multiplier2;
                                                                37
                                                                                c : out STD_LOGIC);
 10
                                                                 38
 11 architecture Behavioral of multiplier2 is
                                                                39 end component;
 12
                                                                40
 13 signal x1 : STD_LOGIC_VECTOR (5 downto 1);
                                                                41
                                                                    component fa is
 14 signal x2 : STD_LOGIC_VECTOR (6 downto 1);
                                                                         Port ( x : in STD_LOGIC;
                                                                42
                                                                                y : in STD_LOGIC;
     signal x3 : STD_LOGIC_VECTOR (6 downto 1);
                                                                43
 1.5
                                                                                z : in STD LOGIC;
     signal x4 : STD_LOGIC_VECTOR (6 downto 1);
                                                                44
 16
                                                                               s : out STD_LOGIC;
 17 signal x5 : STD_LOGIC_VECTOR (6 downto 1);
                                                                4.5
                                                                                c : out STD LOGIC);
     signal x6 : STD LOGIC VECTOR (5 downto 2);
                                                                46
 18
                                                                47 end component;
 19
                                                                48
 20 signal yl : STD_LOGIC_VECTOR (6 downto 1);
     signal y2 : STD_LOGIC_VECTOR (5 downto 1);
signal y3 : STD_LOGIC_VECTOR (5 downto 1);
                                                                49
 21
                                                                50 begin
 22
                                                                51
 23 signal y4 : STD_LOGIC_VECTOR (5 downto 1);
                                                                    --first stage
 24 signal y5 : STD_LOGIC_VECTOR (5 downto 1);
25 signal y6 : STD_LOGIC_VECTOR (5 downto 1);
                                                                53
                                                                54 p(0) <= a(0) and b(0);
 26
                                                                55 x1(1) <= a(1) and b(0);
     signal z2 : STD LOGIC VECTOR (5 downto 2);
 27
                                                                56 x1(2) <= a(2) and b(0);
 28 signal z3 : STD LOGIC VECTOR (5 downto 2);
                                                               57 x1(3) <= a(3) and b(0);
 29 signal z4 : STD_LOGIC_VECTOR (5 downto 2);
                                                               58 x1(4) <= a(4) and b(0);
59 x1(5) <= a(5) and b(0);
     signal z5 : STD LOGIC VECTOR (5 downto 2);
31 signal z6 : STD LOGIC VECTOR (5 downto 2);
 61 y1(1) <= a(0) and b(1);</pre>
     y1(2) <= a(1) and b(1);
 62
 63 y1(3) <= a(2) and b(1);
 64 y1(4) <= a(3) and b(1);
     y1(5) <= a(4) and b(1);
 67 y1(6) <= a(5) and b(1);
                                              302 --sixth stage
 68
 69 hl : ha port map (
                                               303
        a => y1(1),
                                                                                319 f22 : fa port map (
 70
                                               304 h6 : ha port map (
       b => x1(1),
 71
                                                                                        x => x6(3)
                                                                                 320
                                                     a => z6(2),
                                               305
       c => y2(1),
                                                                                          y => y6(3),
 72
                                                                                 321
                                                       b => y6(1),
                                              306
 73
       s \Rightarrow p(1)
                                                                                 322
                                                                                         z => z6(4)
                                                       c => x6(2),
     );
                                              307
                                                                                         s => p(8),
 74
                                                                                 323
                                                       s => p(6)
 75
                                               308
                                                                                 324
                                                                                 325 );
     h2 : ha port map (
                                                   );
                                              309
     a => y1(2),
b => x1(2),
                                                                                 326
                                              310
                                                                                 327 f23 : fa port map (
 78
                                              311 f21 : fa port map (
       c => y2(2),
 79
                                                                                 328 x => x6(4),
                                              312 x => x6(2),
        s => z2(2)
                                                                                          y => y6(4),
                                                                                  329
                                                        y => y6(2),
                                               313
                                                                                         z => z6(5),
                                                                                 330
                                                        z => z6(3),
                                               314
                                                                                 331
                                                                                         s => p(9),
 82
                                                       s => p(7),
                                                                                         c => x6(5)
     h3 : ha port map (
                                              315
                                                                                 332
 83
     a => y1(3),
b => x1(3),
                                              316
                                                        c => x6(3)
                                                                                 333
                                              317 );
                                                                                 334
       c => y2(3),
                                                                                 335 f24 : fa port map (
 86
                                                                                       x => x6(5),
       s => z2(3)
                                                                                  336
 87
                                              319 f22 : fa port map (
                                                                                         y => y6(5),
                                                                                 337
                                                    x => x6(3)
                                              320
 90 h4 : ha port map (
                                                                                         z => x5(6).
                                                                                 338
      a => y1(4),
                                                       y => y \in (3),
                                              321
                                                                                         s => p(10),
                                                                                 339
       b => x1(4),
                                                       z => z6(4),
                                                                                         c => p(11)
                                               322
                                                                                 340
       c => y2(4),
                                                                                 341 );
 93
                                               323
                                                        s => p(8),
 94
       s => z2(4)
                                                                                 342
                                                        c => x6(4)
                                              324
 95 );
                                              325 );
 96
                                                                                 344 end Behavioral;
                                             326
 97 h5 : ha port map (
     a => y1(5).
 98
```

99


100


101

b => x1(5).


c => y2(5),s => z2(5)

آر تى ال شماتيك:






تكنولوژي مپ:




```
35
                                                        كد تست بنچ و شبيه سازى:
36
       stim_proc: process
37
       begin
38
39
          wait for 100 ps;
40
          a <= "011001";
          b <= "100100";
41
          wait for 100 ps;
42
          a <= "011000";
43
          b <= "111100";
44
          wait for 100 ps;
45
          a <= "0111111";
46
          b <= "1000000";
47
          wait for 100 ps;
48
49
          a <= "1111111";
50
          b <= "1111111";
          wait for 100 ps;
51
          a <= "0111111";
52
53
          b <= "110100";
54
          wait for 100 ps;
55
56
          wait;
57
       end process;
58
59
   END;
60
```



قسمت ج :

برای طراحی قسمت ج به دو ماژول فول ادر و مالتیپلایینگ ادر نیاز داشتیم. بلوک مالتیپلایینگ ادر با توجه به روابط زیر و با استفاده از فول ادر طراحی شد.



ماژول فول ادر:

```
library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
   entity fa is
       Port ( a : in STD LOGIC;
5
              b : in STD LOGIC;
              cin : in STD LOGIC;
8
              s : out STD LOGIC;
              cout : out STD LOGIC);
10 end fa;
11
   architecture Behavioral of fa is
12
13
14 begin
15
16 s <= a xor b xor cin;
17 cout <= (a or b) and (a or cin) and (b or cin);
19
20 end Behavioral;
```

ماژول مالتبيلاير ادر:

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
   entity ma is
4
                                            24
5
       Port ( x : in STD_LOGIC;
              y : in STD LOGIC;
                                            25 begin
              si : in STD LOGIC;
                                            26 z <= x and y;
              ci : in STD LOGIC;
8
                                            27
              co : out STD_LOGIC;
                                            28
                                               ul: fa port map (
              so : out STD_LOGIC);
10
                                            29
                                                    a =>si ,
   end ma;
11
                                                    b =>z ,
                                            30
12
13
    architecture Behavioral of ma is
                                                   cin => ci,
                                            31
14
                                            32
                                                   s => so ,
    component fa is
15
                                            33
                                                   cout => co
16
       Port ( a : in STD LOGIC;
                                            34
              b : in STD_LOGIC;
17
              cin : in STD_LOGIC;
18
              s : out STD_LOGIC;
                                            36 );
19
              cout : out STD_LOGIC);
20
                                            37
21
   end component;
                                            38
22
                                            39 end Behavioral:
23 signal z : STD LOGIC ;
                                            40
```


```
1 library IEEE;
  2 use IEEE.STD_LOGIC_1164.ALL;
  4 entity multiplier3 is
            Port ( x : in STD_LOGIC_VECTOR (5 downto 0);
y : in STD_LOGIC_VECTOR (5 downto 0);
p : out STD_LOGIC_VECTOR (12 downto 0))
     end multiplier3;
 10 architecture Behavioral of multiplier3 is
 11
11
12 signal s0 : STD_LOGIC_VECTOR (5 downto 1);
13 signal s1 : STD_LOGIC_VECTOR (5 downto 1);
14 signal s2 : STD_LOGIC_VECTOR (5 downto 1);
15 signal s3 : STD_LOGIC_VECTOR (5 downto 1);
16 signal s4 : STD_LOGIC_VECTOR (5 downto 1);
17 signal s5 : STD_LOGIC_VECTOR (5 downto 1);
 18
19 signal c0 : STD_LOGIC_VECTOR (5 downto 0);
20 signal c1 : STD_LOGIC_VECTOR (5 downto 0);
21 signal c2 : STD_LOGIC_VECTOR (5 downto 0);
22 signal c3 : STD_LOGIC_VECTOR (5 downto 0);
23 signal c4 : STD LOGIC VECTOR (5 downto 0);
24 signal c5 : STD LOGIC VECTOR (5 downto 0);
25 signal c6 : STD LOGIC VECTOR (4 downto 0);
      component ma is
           Port ( x : in STD_LOGIC;
                     y : in STD LOGIC;
29
                     si : in STD_LOGIC;
30
                     ci : in STD_LOGIC;
31
                     co : out STD_LOGIC;
                     so : out STD LOGIC);
34 end component;
35
36 begin
37
38 --first stage
39
40 ma00 : ma port map(
         x => x(0).
41
          v => v(0).
42
43
          si => '0',
         ci => '0',
44
45
         co => c0(0),
46
         so => p(0)
47 );
49 ma01 : ma port map(
         x \Rightarrow x(1)
          y => y(0),
52
          si => '0',
          ci => '0',
53
          co => c0(1),
54
           so => s0(1)
56 );
57 ma02 : ma port map (
58
         x => x(2),
          y => y(0),
          si => '0',
60
          ci => '0'.
61
62
           co => c0(2),
           so => s0(2)
63
64 );
65 ma03 : ma port map (
66
         x => x(3).
          y => y(0),
67
           si => '0',
68
          ci => '0',
69
          co => c0(3),
70
71
           so => s0(3)
      ma04 : ma port map (
74
         x => x(4),
75
           y => y(0),
76
          si => '0',
          ci => '0',
77
          co => c0(4),
78
79
          so => s0(4)
80 );
81 ma05 : ma port map (
82
         x => x(5),
          y => y(0),
83
          si => '0',
84
          ci => '0',
85
86
          co => c0(5),
          so => s0(5)
87
88 );
```


89

كد اصلى (خلاصه شده طبقه اول و آخر):


```
350 --seventh stage
 352
     ma60 : ma port map(
        x => '0',
 353
         y => '1',
 354
 355
         si => s5(1).
        ci => c5(0),
 356
 357
         co => c6(0),
        so => p(6)
 358
 359 );
 360
     ma61 : ma port map(
 361
 362
       x = > c6(0),
         v => '1',
 363
 364
         si => s5(2),
         ci => c5(1),
 365
 366
         co => c6(1),
        so \Rightarrow p(7)
 367
368 );
      ma62 : ma port map(
       x => c6(1),
370
         y => '1',
371
         si => s5(3),
372
373
         ci => c5(2),
         co => c6(2),
374
375
         so => p(8)
376 );
 377
     ma63 : ma port map(
378
        x = > c6(2),
         y => '1',
379
         si => s5(4),
380
381
         ci => c5(3),
 382
         co => c6(3),
         so => p(9)
383
384 );
385 ma64 : ma port map (
386
       x = > c6(3),
         y => '1',
 387
         si => s5(5),
388
389
         ci => c5(4).
         co => c6(4),
390
         so => p(10)
 391
392 );
 385 ma64 : ma port map(
        x = > c6(3),
 386
         y => '1',
 387
         si => s5(5),
 388
 389
         ci => c5(4),
 390
         co => c6(4),
         so => p(10)
 391
 392 );
 393 ma65 : ma port map (
 394
        x = > c6(4),
 395
         y => '1',
 396
        si => '0',
         ci => c5(5),
 397
        co => p(12),
 398
 399
         so => p(11)
 400
 402
 403 end Behavioral:
404
```

آر تى ال شماتيك:





تكنولوژي مپ:



```
36
                                                         كد تست بنچ و شبيه سازى:
       -- Stimulus process
37
       stim proc: process
38
       begin
39
          -- hold reset state for 100 ns.
40
          wait for 100 ps;
41
          x <= "110011";
42
          y <= "100010";
43
44
          wait for 100 ps;
45
          x <= "1111111";
          y <= "100110";
46
          wait for 100 ps;
47
          x <= "0000011";
48
          y <= "101010";
49
          wait for 100 ps;
50
          x <= "1111111";
51
          y <= "1111111";
52
53
          wait for 100 ps;
54
          x <= "100100";
          y <= "101110";
55
          wait for 100 ps;
56
57
          x <= "1111101";
          y <= "1000000";
58
          wait for 100 ps;
59
60
61
62
          wait;
63
       end process;
64
   END;
65
66
```

