

Microprocessors Project

IITB-RISC-23

Anoushka Dey (210010010)

Aparna Agrawal (21B090004)

Apoorva Rajadhyaksha (210070066)

Shravani Kode (210070082)



Under the guidance of

Prof. Virendra Singh

Department of Electrical Engineering
Indian Institute of Technology Bombay

May 2023

Noteworthy features

- IITB-RISC-23 consists of 8 registers and is a 16-bit computer system.
- R0 stores the Program Counter
- The datapath components are Instruction Decoder, Register File, Instruction Memory, Data Memory, three 16-bit ALUs, two sign extenders SE6 and SE9 that give 16-bit outputs for 6 and 9-bit inputs respectively and a 1-bit shifter 1S.
- One 16-bit temporary registers T1 has been created to facilitate execution of the instructions.

Instructions:

ADA

$$PC \rightarrow MEM1_ADD, ALU2_a$$
$$+2 \rightarrow ALU2_b$$
$$ALU2_c \rightarrow PC$$
$$Mem1_D_{11-9} \rightarrow RF_A1$$
$$RF_D1 \rightarrow ALU1_a$$
$$Mem1_D_{8-6} \rightarrow RF_A2$$
$$RF_D2 \rightarrow ALU1_b$$
$$ALU1_c \rightarrow RF_D3$$
$$Mem1_D_{5-3} \rightarrow RF_A3$$

ADC

$$PC \rightarrow MEM1_ADD, ALU2_a$$
$$+2 \rightarrow ALU2_b$$
$$ALU2_c \rightarrow PC$$
$$\text{if } (C==1)$$
$$Mem1_D_{11-9} \rightarrow RF_A1$$
$$RF_D1 \rightarrow ALU1_a$$
$$Mem1_D_{8-6} \rightarrow RF_A2$$
$$RF_D2 \rightarrow ALU1_b$$
$$ALU1_c \rightarrow RF_D3$$
$$Mem1_D_{5-3} \rightarrow RF_A3$$

ADZ

$$\begin{aligned} PC &\rightarrow MEM1_ADD, ALU2_a \\ +2 &\rightarrow ALU2_b \\ ALU2_c &\rightarrow PC \\ \text{if } (Z==1) \\ Mem1_D_{11-9} &\rightarrow RF_A1 \\ RF_D1 &\rightarrow ALU1_a \\ Mem1_D_{8-6} &\rightarrow RF_A2 \\ RF_D2 &\rightarrow ALU1_b \\ ALU1_c &\rightarrow RF_D3 \\ Mem1_D_{5-3} &\rightarrow RF_A3 \end{aligned}$$

AWC

$$\begin{aligned} PC &\rightarrow MEM1_ADD, ALU2_a \\ +2 &\rightarrow ALU2_b \\ ALU2_c &\rightarrow PC \\ Mem1_D_{11-9} &\rightarrow RF_A1 \\ RF_D1 &\rightarrow ALU1_a \\ Mem1_D_{8-6} &\rightarrow RF_A2 \\ RF_D2 &\rightarrow ALU1_b \\ \text{if } (C==1) \\ \{ &ALU1_c \rightarrow ALU3_a \\ &+1 \rightarrow ALU3_b \\ &ALU3_c \rightarrow RF_D3 \} \\ \text{else} \\ &ALU1_c \rightarrow RF_D3 \\ Mem1_D_{5-3} &\rightarrow RF_A3 \end{aligned}$$

ACA

$PC \rightarrow MEM1_ADD, ALU2_a$
$+2 \rightarrow ALU2_b$
$ALU2_c \rightarrow PC$
$Mem1_D_{11-9} \rightarrow RF_A1$
$RF_D1 \rightarrow ALU1_a$
$Mem1_D_{8-6} \rightarrow RF_A2$
$RF_D2 \rightarrow ALU1_b$
$ALU1_c \rightarrow RF_D3$
$Mem1_D_{5-3} \rightarrow RF_A3$

ACC

$PC \rightarrow MEM1_ADD, ALU2_a$
$+2 \rightarrow ALU2_b$
$ALU2_c \rightarrow PC$
if (C==1)
$Mem1_D_{11-9} \rightarrow RF_A1$
$RF_D1 \rightarrow ALU1_a$
$Mem1_D_{8-6} \rightarrow RF_A2$
$RF_D2 \rightarrow ALU1_b$
$ALU1_c \rightarrow RF_D3$
$Mem1_D_{5-3} \rightarrow RF_A3$

ACZ

$PC \rightarrow MEM1_ADD, ALU2_a$ $+2 \rightarrow ALU2_b$ $ALU2_c \rightarrow PC$ if (Z==1) $Mem1_D_{11-9} \rightarrow RF_A1$ $RF_D1 \rightarrow ALU1_a$ $Mem1_D_{5-0} \rightarrow SE - 16 \rightarrow ALU1_b$ $ALU1_c \rightarrow RF_D3$ $Mem1_D_{8-6} \rightarrow RF_A3$
--

ACW

$PC \rightarrow MEM1_ADD, ALU2_a$ $+2 \rightarrow ALU2_b$ $ALU2_c \rightarrow PC$ $Mem1_D_{11-9} \rightarrow RF_A1$ $RF_D1 \rightarrow ALU1_a$ $Mem1_D_{8-6} \rightarrow RF_A2$ $RF_D2 \rightarrow ALU1_b$ if (C==1) { $ALU1_c \rightarrow ALU3_a$ $+1 \rightarrow ALU3_b$ $ALU3_c \rightarrow RF_D3$ } else $ALU1_c \rightarrow RF_D3$ $Mem1_D_{5-3} \rightarrow RF_A3$
--

ADI

$$\begin{aligned} PC &\rightarrow MEM1_ADD, ALU2_a \\ +2 &\rightarrow ALU2_b \\ ALU2_c &\rightarrow PC \\ Mem1_D_{11-9} &\rightarrow RF_A1 \\ RF_D1 &\rightarrow ALU1_a \\ Mem1_D_{5-0} &\rightarrow SE6 \rightarrow ALU1_b \\ RF_D2 &\rightarrow ALU1_b \\ ALU1_c &\rightarrow RF_D3 \\ Mem1_D_{5-3} &\rightarrow RF_A3 \end{aligned}$$

NDU

$$\begin{aligned} PC &\rightarrow MEM1_ADD, ALU2_a \\ +2 &\rightarrow ALU2_b \\ ALU2_c &\rightarrow PC \\ Mem1_D_{11-9} &\rightarrow RF_A1 \\ RF_D1 &\rightarrow ALU1_a \\ Mem1_D_{8-6} &\rightarrow RF_A2 \\ RF_D2 &\rightarrow ALU1_b \\ ALU1_c &\rightarrow RF_D3 \\ Mem1_D_{5-3} &\rightarrow RF_A3 \end{aligned}$$

NDC

$PC \rightarrow MEM1_ADD, ALU2_a$ $+2 \rightarrow ALU2_b$ $ALU2_c \rightarrow PC$ if (C==1) $Mem1_D_{11-9} \rightarrow RF_A1$ $RF_D1 \rightarrow ALU1_a$ $Mem1_D_{8-6} \rightarrow RF_A2$ $RF_D2 \rightarrow ALU1_b$ $ALU1_c \rightarrow RF_D3$ $Mem1_D_{5-3} \rightarrow RF_A3$

NDZ

$PC \rightarrow MEM1_ADD, ALU2_a$ $+2 \rightarrow ALU2_b$ $ALU2_c \rightarrow PC$ if (Z==1) $Mem1_D_{11-9} \rightarrow RF_A1$ $RF_D1 \rightarrow ALU1_a$ $Mem1_D_{8-6} \rightarrow RF_A2$ $RF_D2 \rightarrow ALU1_b$ $ALU1_c \rightarrow RF_D3$ $Mem1_D_{5-3} \rightarrow RF_A3$

NCU

$PC \rightarrow MEM1_ADD, ALU2_a$
$+2 \rightarrow ALU2_b$
$ALU2_c \rightarrow PC$
$Mem1_D_{8-6} \rightarrow RF_A1$
$RF_D1 \rightarrow ALU1_a$
$Mem1_D_{11-9} \rightarrow RF_A2$
$RF_D2 \rightarrow ALU1_b$
$ALU1_c \rightarrow RF_D3$
$Mem1_D_{5-3} \rightarrow RF_A3$

NCC

$PC \rightarrow MEM1_ADD, ALU2_a$
$+2 \rightarrow ALU2_b$
$ALU2_c \rightarrow PC$
if (C==1)
$Mem1_D_{8-6} \rightarrow RF_A1$
$RF_D1 \rightarrow ALU1_a$
$Mem1_D_{11-9} \rightarrow RF_A2$
$RF_D2 \rightarrow ALU1_b$
$ALU1_c \rightarrow RF_D3$
$Mem1_D_{5-3} \rightarrow RF_A3$

NCZ

$PC \rightarrow MEM1_ADD, ALU2_a$
 $+2 \rightarrow ALU2_b$
 $ALU2_c \rightarrow PC$
if (Z==1)
 $Mem1_D_{8-6} \rightarrow RF_A1$
 $RF_D1 \rightarrow ALU1_a$
 $Mem1_D_{11-9} \rightarrow RF_A2$
 $RF_D2 \rightarrow ALU1_b$
 $ALU1_c \rightarrow RF_D3$
 $Mem1_D_{5-3} \rightarrow RF_A3$

LLI

$PC \rightarrow MEM1_ADD, ALU2_a$
 $+2 \rightarrow ALU2_b$
 $ALU2_c \rightarrow PC$
 $Mem1_D_{8-0} \rightarrow SE9 \rightarrow RF_D3$
 $Mem1_D_{11-9} \rightarrow RF_A3$

LW

$PC \rightarrow MEM1_ADD, ALU2_a$
 $+2 \rightarrow ALU2_b$
 $ALU2_c \rightarrow PC$
 $Mem1_D_{5-0} \rightarrow SE6 \rightarrow ALU1_B$
 $Mem1_D_{8-6} \rightarrow RF_A1$
 $RF_D1 \rightarrow ALU1_a$
 $ALU_c \rightarrow MEM2_ADD$
 $MEM2_D \rightarrow RF_D3$
 $MEM1_D_{11-9} \rightarrow RF_A3$

SW

$PC \rightarrow MEM1_ADD, ALU2_a$
$+2 \rightarrow ALU2_b$
$ALU2_c \rightarrow PC$
$Mem1_D_{8-6} \rightarrow RF_A1$
$RF_D1 \rightarrow ALU1_a$
$MEM1_D_{11-9} \rightarrow RF_A2$
$RF_D2 \rightarrow MEM2_DATA$
$Mem1_D_{5-0} \rightarrow SE6 \rightarrow ALU1_B$
$ALU_c \rightarrow MEM2_ADD$

LM and SM

- The number of registers to be modified (LM) or read (SM) can be determined from the number of 1s in the last 8 bits of the instruction. This value is evaluated and stored as **count**.
- Thereafter in the ID stage, using priority encoder we generated dummy load/store instructions with the immediate given by the number of registers to be read/modified minus 1, that is **count-1**.
- We recursively generated LM/SM instructions using priority encoder and priority encoder modifier, which sets the first bit set as 1 to 0 and sent these instructions to the IF stage.

BEQ

$PC \rightarrow MEM1_ADD, ALU2_a, T1$
$+2 \rightarrow ALU2_b$
$ALU2_c \rightarrow PC$
$Mem1_D_{11-9} \rightarrow RF_A1$
$RF_D1 \rightarrow ALU1_a$
$Mem1_D_{8-6} \rightarrow RF_A2$
$RF_D2 \rightarrow ALU1_b$
$T1 \rightarrow ALU3_b$
$Mem1_D_{5-0} \rightarrow SE6 \rightarrow 1S \rightarrow ALU3_a$
if (Z==1)
$ALU3_c \rightarrow PC$

BLT

$PC \rightarrow MEM1_ADD, ALU2_a, T1$
 $+2 \rightarrow ALU2_b$
 $ALU2_c \rightarrow PC$
 $Mem1_D_{11-9} \rightarrow RF_A1$
 $RF_D1 \rightarrow ALU1_a$
 $Mem1_D_{8-6} \rightarrow RF_A2$
 $RF_D2 \rightarrow ALU1_b$
 $T1 \rightarrow ALU3_b$
 $Mem1_D_{5-0} \rightarrow SE6 \rightarrow 1S \rightarrow ALU3_a$
if (C==1)
 $ALU3_c \rightarrow PC$

BLE

$PC \rightarrow MEM1_ADD, ALU2_a, T1$
 $+2 \rightarrow ALU2_b$
 $ALU2_c \rightarrow PC$
 $Mem1_D_{11-9} \rightarrow RF_A1$
 $RF_D1 \rightarrow ALU1_a$
 $Mem1_D_{8-6} \rightarrow RF_A2$
 $RF_D2 \rightarrow ALU1_b$
 $T1 \rightarrow ALU3_b$
 $Mem1_D_{5-0} \rightarrow SE6 \rightarrow 1S \rightarrow ALU3_a$
if (C==1 or Z==1)
 $ALU3_c \rightarrow PC$

JAL

$$\begin{aligned} PC &\rightarrow MEM1_ADD, ALU2_a, T1 \\ +2 &\rightarrow ALU2_b \\ Mem1_D_{8-0} &\rightarrow SE9 \rightarrow 1S \rightarrow ALU3_a \\ T1 &\rightarrow ALU3_b \\ ALU3_c &\rightarrow PC \\ ALU2_c &\rightarrow RF_D3 \\ MEM1_D_{11-9} &\rightarrow RF_A3 \end{aligned}$$

JLR

$$\begin{aligned} PC &\rightarrow MEM1_ADD, ALU2_a, T1 \\ +2 &\rightarrow ALU2_b \\ Mem1_D_{8-0} &\rightarrow SE9 \rightarrow 1S \rightarrow ALU3_a \\ ALU2_c &\rightarrow PC \\ Mem1_D_{8-6} &\rightarrow RF_A2 \\ RF_D2 &\rightarrow PC \\ T1 &\rightarrow ALU1_a \\ +2 &\rightarrow ALU1_b \\ MEM1_D_{11-9} &\rightarrow RF_A3 \\ ALU1_c &\rightarrow RF_D3 \end{aligned}$$

JRI

$$\begin{aligned} PC &\rightarrow MEM1_ADD, ALU2_a \\ +2 &\rightarrow ALU2_b \\ ALU2_c &\rightarrow PC \\ Mem1_D_{11-9} &\rightarrow RF_A1 \\ RF_D1 &\rightarrow ALU1_a \\ Mem1_D_{8-0} &\rightarrow SE9 \rightarrow 1S \rightarrow ALU1_b \\ ALU1_c &\rightarrow PC \end{aligned}$$

Hazard Management

Branch Instructions

- Branches are resolved at the end of the execute (**EX**) stage of the pipeline.
- If the branch is taken, we will have to eliminate the instructions in instruction fetch, instruction decode, register read stages. This is achieved through '**throwing**'.
- There are 5 pipelines each between two consecutive stages, namely Pipeline 1 between Instruction Fetch and Instruction Decode, Pipeline 2 between Instruction Decode and Register read, and so on. We have provided control signals that enable/disable each pipeline register and a write signal to enable writing into it.
- Suppose when a branch instruction is in EX stage, I1 is in Instruction Fetch, I2 is in Instruction Decode and I3 is in Register Read stage. If the branch is determined to be taken at the end of that clock cycle, we disable the write signal of Pipeline 2 and 3, and since Pipeline register 1 doesn't have a write signal, we introduce a dummy instruction I1' with unused Opcode 1110, for which all control signals are disabled.
- This ensures that I1, I2, I3 do not carry forward to the next stages of the pipeline. Simultaneously, if the next instruction in the taken branch is I4, we load I4 into IF.
- This is how we are **throwing** instructions I1, I2 and I3 and resolving the branch hazard.




Figure 1: Throwing

Load instructions

- When a load instruction is encountered, the pipeline stages are **stalled**, and a copy of the instruction is thrown away. This is accomplished by disabling the enable signals of the stalled stages.
- To handle the load instruction hazard, a variable count is assigned, which remains zero for the first cycle. This variable is used to set the PC mux signal, which determines the starting value of the PC.
- After the initial cycle, the PC mux signal is set based on the instruction in stage 4 or stage 1.
- PC intermediate 2 refers to the output of ALU2, which is used to set the PC mux signal. The PC mux signal 011 signifies PC+2.
- To avoid any errors in the execution, it is essential to check if the PC mux signal is not equal to 011 for the PC enable signal.




Figure 2: Stalling

Pipeline registers

Pipeline Register	Number of bits
PP1	32
PP2	46
PP3	78
PP4	90
PP5	56

34		C_en	C_en	RF_wr	current_zero	
35		Az9	Az9	mem_data_rd	current_carry	
36		OneS_en	OneS_en	mem_data_wr	RF_wr	
37		SE6_en	SE6_en		A3	
38		SE9_en	SE9_en			
39		RF_wr	RF_wr			
40		mem_data_rd	mem_data_rd			
41		mem_data_wr	mem_data_wr			
42						
43		ALU1_INST	ALU1_INST			
44		Mux2	prev_zero			
45		Mux1	prev_carry			
46						
47						
48						
49						
50						
51						
52			D1			
53				D3		
54						
55						
56						
57						
58						
59						
60						
61		D1				
62						
63						
64						
65						
66						D2

67					
68					
69					
70					
71					
72					
73					
74					
75					
76					
77					
78					
79					
80					
81					
82					
83					
84				ALU1 c	
85				current zero	
86				current_carry	
87					
88					
89				A3	

