
TIC2401 Term Paper Ansel Lim,

The ANSEL processor is inspired by the MIPS processor. However, unlike the MIPS processor, it uses 18 bit-wide instructions. Apart from this design quirk, the ANSEL processor is remarkably similar to the MIPS processor.

The ANSEL processor has eight different registers, specified by \$0, \$1, ..., \$7. The \$0 register actually contains the constant zero. The other 7 registers may be used for anything else, e.g. values for function results and expression evaluation or temporaries (similar to, say, \$v0, \$t0, \$s0 in MIPS).

Data words in the ANSEL processor are 32 bits wide, just like in MIPS! As in MIPS, the ANSEL processor supports R-type, I-type, and J-type instructions, as shown here.



The numbers in the parentheses indicate the number of bits allocated. For example, opcode takes up four bits.

The ANSEL processor has a small instruction set supporting basic arithmetic and logical operations.

INSTRUCTION SET OF THE ANSEL PROCESSOR


Name	Mnemoni	Туре	Operation	Opcode	Funct
	С			(decimal)	(decimal)

Add	add	R	R[rd]=R[rs]+R[rt]	0	0
Subtract	sub	R	R[rd]=R[rs]+R[rt]	1	1
And	and	R	R[rd]=R[rs]&R[rt]	2	2
Or	or	R	R[rd]=R[rs] R[rt]	3	3
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1:0	4	4
Shift Left	sll	R	R[rd]=R[rt]< <shamt< td=""><td>5</td><td>5</td></shamt<>	5	5
Logical					
Shift Right	srl	R	R[rd]=R[rt]>>shamt	6	6
Logical					
Add Immediate	addi	I	R[rt]=R[rs]+SignExtImm	7	Not
					applicable
And Immediate	andi	I	R[rt]=R[rs]&ZeroExtImm	8	Not
					applicable
Or Immediate	ori	I	R[rt]=R[rs] ZeroExtImm	9	Not
					applicable
Set Less Than	slti	I	R[rt]=(R[rs] <signextimm) 1:0<="" ?="" td=""><td>10</td><td>Not</td></signextimm)>	10	Not
lmm.					applicable
Branch On	beq	I	if(R[rs]==R[rt])	11	Not
Equal			PC=PC+4+BranchAddr		applicable
Branch On Not	bne	I	if(R[rs]!=R[rt])	12	Not
Equal			PC=PC+4+BranchAddr		applicable
Load Word	lw	I	R[rt]=M[R[rs]+SignExtImm]	13	Not
					applicable
Store Word	sw	I	M[R[rs]+SignExtImm]=R[rt]	14	Not
					applicable
Jump	j	J	PC=JumpAddr	15	Not
					applicable
			1		

In MIPS, the opcode for R-type instructions is 0. This is not the case in the ANSEL processor. I decided to just have different opcodes since the 4-bit width of opcode allows more than enough unique values.

Note that the ANSEL processor DOES NOT HAVE:

- integer multiplication: including the multiply operation would make finding the square of a number a trivial problem; in lieu of a multiply operation, a user can simply add the multiplicand to itself (b-1) times, where b is the multiplier, and the user will arrive at the same result.
- integer division...although this could be implemented by discarding one of the less useful operations, say for example, slti, and replacing this operation with the a `divide` operation `div`. This would be an R-format operation R[rd]=R[rs]/R[rt] that only keeps the integer quotient.



- the special HI and LO registers that MIPS has for storing the results of multiplication or division.
- support for floating-point arithmetic.
- the `nor` or `xor` logical operations: these may be implemented using the other logical operators.

Take a number N and return N². Let's suppose that N is a word variable located at the memory address specified in \$7.

Instruction	Line number	Explanation
lw \$1, 0(\$7)	#1	Loads N into register \$1
add \$2, \$0, \$0	#2	Create a 'result variable' \$2
add \$3, \$0, \$0	#3	Initializes counter variable in \$3
loop: beq \$3, \$1, Exit	#4	Start loop, check for break
		condition
add \$2, \$2, \$1	#5	Add N to the result variable
addi \$3, \$3, 1	#6	Increment counter variable
beq \$0, \$0, loop	#7	Go back to start of loop
Exit:	#8	-
sw \$2, 0(\$7)	#9	Store result into memory

Equivalent C code:

C variable	legister	
N	\$1	
temp	\$2	
ī	\$3	

Line Number Instruction Madière Code n Bhang I #(1) opcode=13 rs=7 rt=1 immediate=0 (w \$1,0(\$7) load the value of N from memory 27 f pr shoops = 13 immediate 0000 000 000 010 00 000 opcode = 0 rs=0 rt=0 rd= shant funct add \$2,\$0,\$0 opcode rd rs rt Initialize result register 0000 000 000 011 00 000 R #(3) opcode 15=0 rt=0 rd=3 showt funct add \$3,\$0,\$0 intralize ouncer rd is rt #(4) 1011 010 001 0000 0011 loop: beg \$3,\$1, Exat opcode rs=3 rs=1 Branch Addr=3 opcode rs rt Branch Addr Since Exit is at like 8, and this instruction is at like 4. R 0000 010 001 010 00 000 #(5) rt rd shant funct add \$2,\$2,\$1 opcode=0 15 Add is to the result regreter 0111011 011 0000 0001 I opcode rt vs 1 (nurename the counter. [011 000 000 11111100 I opcode rs=0 rt=0 immediate = -4 since

PC+4 points to line #8, and loop

loop back. is at line #4. #7 beg \$0,\$0, [00p opcode vs rt branchAddr opcode 15=7 rt invediate = 0 su \$2,0(\$7) Store answer at some newly location.