Северо-кавказский федеральный университет кафедра прикладной математики и математического моделирования

Лабораторная работа №3
(Вариант «Образец оформления»)
Дисциплина: Математические модели и методы синтеза СБИС Тема: VHDL-реализация схем модулярной арифметики

Выполнил: преподаватель группы ПМИ-121 Ионисян А.С.

1. Постановка задачи (полное условие в соответствии с выбранным вариантом).

- 1. Разработать и реализовать на языке VHDL в среде проектирования Xilinx ISE 14.7 модель устройства:
- а) выполняющего перевод входных данных из двоичной системы счисления в систему остаточных классов
- б) рассчитывающего значение арифметического выражения в системе остаточных классов (в соответствии с вариантом)
- в) выполняющего перевод полученного результата из системы остаточных классов в двоичную систему счисления.
- г) Синтезировать схему.

Разрешено использовать готовые библиотечные IEEE-модули двоичной арифметики. Разрядность входных и выходных сигналов — 32 бит.

2. Создать в среде проектирования Xilinx ISE 14.7 тестовый симулятор устройства, созданного в задании 1. Получить временные диаграммы симуляции схемы.

Арифметическое выражение варианта 000: $c = (a+b)^3 - 7a+b$ основания СОК: (173,229,181,233,239)

2. Подробная математическая (совокупность формул и поясняющего формулы текста) или информационной (словесное описание алгоритма) модели решения задачи.

Разобьем решение поставленной задачи на последовательность действий: $c=(a+b)^3-7a+b$

```
0) перевод a,b из двоичной СС в СОК a_RNS, b_RNS
1) a_plus_b=a_RNS+b_RNS
2) a_plus_b=ow2=a_plus_b*a_plus_b
3) a_plus_b_pow3=a_plus_b*a_plus_b_pow2
4) a_mul_7=a_RNS*7
5) apbp3_minus_am7=a_plus_b_pow3-a_mul_7
6) c_RNS=apbp3_minus_am7+b_RNS
7) перевод с RNS из СОК в двоичную систему счисления - с
```

Последовательное выполнение данных действий приведет к правильному вычислению значения арифметического выражения.

Для выполнения операций в СОК будем использовать математические модели и методы, описанные в статье «Алгоритмы и методы модулярной арифметики на основе интервальных характеристик чисел» (Ионисян А.С.). //Сборник научных трудов І-й международной конференции «Параллельная компьютерная алгебра и ее приложения в новых инфокоммуникационных системах». — Ставрополь.: Фабула, 2014 г. — С. 206-214.

3. Тестовые наборы исходных данных и соответствующих им правильных результатов для проверки работоспособности программы.

```
Пусть a=5, b=3, p1=173, p2=229, p3=181, p4=233, p5=239 тогда:

0) a_RNS=PSS_to_RNS(5) = (5,5,5,5,5); b_RNS=PSS_to_RNS(3) = (3,3,3,3,3)

1) a_plus_b=a_RNS+b_RNS=(5,5,5,5,5) + (3,3,3,3,3) = (8,8,8,8,8)

2) a_plus_b_pow2=a_plus_b*a_plus_b= (8,8,8,8,8) * (8,8,8,8,8) = (64,64,64,64,64)

3) a_plus_b_pow3=a_plus_b*a_plus_b_pow2=(8,8,8,8,8) * (64,64,64,64,64) = (512,512,512,512,512) = (166,54,150,46,34)

4) a_mul_7=a_RNS*7=(5,5,5,5,5) * (7,7,7,7,7) = (35,35,35,35,35)

5) apbp3_minus_am7=a_plus_b_pow3-a_mul_7=(166,54,150,46,34) - (35,35,35,35,35) = (131,19,115,11,238)

6) c_RNS=apbp3_minus_am7+b_RNS=(131,19,115,11,238) + (3,3,3,3,3) = (133,22,118,14,2)

7) c=RNS_to_PSS(133,22,118,14,2) = 480

Other: (5+3)³-7*5+3=480
```

4. Указание имен, типов и назначения всех переменных и сигналов, входящих в математическую или информационную модель.

```
a,b — t_bin_data — входные значения сигналов 32-битовое целое c — t_bin_data — выходное значение (ответ) 32-битовое целое a_RNS, b_RNS, c_RNS, a_plus_b, a_plus_b_pow2, a_plus_b_pow3, a_mul_7, apbp3_minus_am7 - T_RNS_vector — промежуточные сигналы (переменные) — типа вектора из чисел заданной СОК.
```

5. Основной и вспомогательные (если есть) алгоритмы решения задачи (допустимо описание алгоритма на алгоритмическом языке, например, Pascal).

```
На языке программирования Pascal алгоритм решения поставленной задачи имеет вид:
```

```
program LR2 V000 Ionisyan;
var a,b,c:LongInt;
 a RNS, b RNS, c RNS: T RNS vector;
 a plus b,a plus b pow2,a plus b pow3,a mul 7,apbp3 minus am7: T RNS vector;
begin
   writeln('a='); readln(a);
  writeln('b='); readln(b);
   a RNS:=PSS to RNS(a);
  b RNS:=PSS to RNS(b);
   a plus b:=RNS add(a,b);
   a plus b pow2:=RNS mul(a plus b,a plus b);
   a plus b pow3:=RNS mul(a plus b, a plus b pow2);
   a mul 7:=RNS mul(a RNS, PSS to RNS(7));
   apbp3 minus am7:=RNS sub(a plus b pow3, a mul 7);
   c RNS:=RNS add(apbp3 minus am7,b RNS);
   c:=RNS to PSS(c RNS);
   writeln('OTBeT: c=',c);
end.
```

6. Запись полных имен файлов, образующих проект с указанием назначения каждого файла (минимум указать имена и содержимое файлов с расширением .vhd (какие entity, procedure, function содержатся, что делают).

LR3_v000_Ionisyan.vhd – Реализация арифметического выражения в виде СБИС на языке VHDL

tb LR3 v000 Ionisyan.vhd – отладочный модуль симуляции

LR3 V000 Ionisyan.xise – файл управления проектом.

RNS_defs_pkg.vhd – вспомогательная библиотека подпрограмм работы с числами в СОК (созданная автором курса) – практически полный комплект операций над числами в СОК (до 54 оснований, каждое из которых – простое 8-битное число).

ALU_RNS_mods.vhd — entity компонент работы с сигналами в СОК (операции сложения, умножения, смены знака, нахождения обратного числа, сравнения чисел в СОК) RNS_conv_mods.vhd — entity компонент работы с сигналами в СОК (операции перевода СОК<--->ОПСС<--->ПСС)

7. Полные исходные тексты VHDL-программ проекта (в каждом файле обязательно наличие информации о разработчике — ФИО, курс, группа, специальность, университет).

LR3_v000_Ionisyan.vhd – Реализация арифметического выражения в виде СБИС на языке VHDL

```
-- Company: SKFU, 4PMI
-- Engineer: prepod, Ionisyan A.S.
-- Project Name: LR3_var(000)
-- formula: c=(a+b)^3-7a+b
```

```
-- a,b,c - 32bit BSS numbers
-- RNS primes is (173,229,181,233,239)
library IEEE;
USE ieee.std_logic_1164.ALL;
USE work.RNS_defs_pkg.all; use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
entity LR3 V000 Ionisyan is
   Port (a: in T_bin_data;
b: in T_bin_data;
c: out T_bin_data;
           clk : in std_logic);
end LR3 V000 Ionisyan;
architecture Behavioral of LR3 V000 Ionisyan is
   COMPONENT PSS_RNS_module
   Port (clock: std_logic; A: in T_bin_data; result: out T_RNS_vector);
   END COMPONENT;
   component RNS PSS module
   Port (clock: std logic; A: in T RNS vector; result: out T bin data);
   end component;
   component RNS ALU neg is
     Port (clock: std logic; A: in T RNS vector; result: out T RNS vector);
   end component;
   component RNS ALU inv is
     Port (clock: std logic; A: in T RNS vector; result: out T RNS vector);
   end component;
   component RNS ALU add is
     Port (clock: std_logic; op1, op2: in T_RNS_vector; result: out T_RNS_vector);
   end component;
   component RNS ALU mul is
      Port (clock: std logic; op1, op2: in T RNS vector; result: out T RNS vector);
   end component;
   component RNS ALU cmp equ
      Port (clock: std logic; op1, op2: in T RNS vector; result: out STD LOGIC);
   end component;
   component RNS ALU cmp g
     Port (clock: std logic; op1, op2: in T RNS vector; result: out STD LOGIC);
   end component;
   signal a RNS, b RNS, c RNS: T RNS vector;
   signal a_plus_b,a_plus_b_pow2,a_plus_b_pow3: T_RNS_vector;
   signal apbp3_minus_am7, neg_a_mul_7, a_mul_7, seven_RNS:T_RNS_vector;
   signal seven: T bin data;
begin
--c=(a+b)^3-7a+b
--0) a RNS=PSS to SOK(a); b RNS=PSS to SOK(b)
a to aRNS chip: PSS RNS module port map(clk,a,a RNS);
b to bRNS chip: PSS RNS module port map(clk,b,b RNS);
--1) a plus b=a RNS+b RNS
a plus b chip: RNS ALU add port map(clk,a RNS,b RNS,a plus b);
--2) a_plus_b_pow2=a_plus_b*a_plus_b
a plus b pow2 chip: RNS ALU mul port map(clk,a plus b,a plus b,a plus b pow2);
--3) a_plus_b_pow3=a_plus_b*a_plus_b_pow2
a_plus_b_pow3_chip: RNS_ALU_mul port map(clk,a_plus_b_pow2,a_plus_b,a_plus_b_pow3);
--4) a mul 7=a RNS*7
seven to RNS chip: PSS RNS module port map(clk, seven, seven RNS);
a mul 7 chip: RNS ALU mul port map(clk, a RNS, seven RNS, a mul 7);
--5) apbp3_minus_am7=a_plus_b_pow3-a_mul_7
```

```
neg_apbp3_minus_am7_chip: RNS_ALU_neg port map(clk,a_mul_7,neg_a_mul_7);
apbp3_minus_am7_chip: RNS_ALU_add port
map(clk,a_plus_b_pow3,neg_a_mul_7,apbp3_minus_am7);
--6) c_RNS=apbp3_minus_am7+b
cRNS_chip: RNS_ALU_add port map(clk,apbp3_minus_am7,b_RNS,c_RNS);
--7) c=RNS_to_PSS(c_RNS);
cRNS_to_chip: RNS_PSS_module port map(clk,c_RNS,c);
end Behavioral;
```

tb LR3 v000 Ionisyan.vhd – отладочный модуль симуляции

```
-- Company: SKFU, 4PMI
-- Engineer: prepod, Ionisyan A.S.
-- Project Name: LR3 var(000) testbench
-- formula: c=(a+b)^{3}-7a+b
-- a,b,c - 32bit BSS numbers
-- RNS primes is (173,229,181,233,239)
______
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE work.RNS defs_pkg.all;
use IEEE.std logic arith.all;
use IEEE.std logic unsigned.all;
ENTITY tb LR3 V000 Ionisyan IS
END tb LR3 V000 Ionisyan;
ARCHITECTURE behavior OF tb LR3 V000 Ionisyan IS
component LR3 V000 Ionisyan is
   Port ( a : in T_bin_data;
         b : in T bin data;
         c : out T bin data;
         clk : in std_logic);
end component;
  signal clock : std logic := '0';
  signal a,b : T bin data := (others => '0');
     --Outputs
  signal c : T_bin_data := (others => '0');
  -- Clock period definitions
  constant clock_period : time := 10 ns;
BEGIN
     -- Instantiate the Unit Under Test (UUT)
  LR3 v000 Ionisyan chip: LR3 V000 Ionisyan PORT MAP (a,b,c,clock);
  -- Clock process definitions
  clk process :process
  begin
           clock <= '0';
           wait for clock period/2;
           clock <= '1';
           wait for clock period/2;
  end process;
  -- Stimulus process
  stim_proc: process
     wait for (clock period*9)/10;
     wait for clock period/10;
  end process;
END;
```

RNS_defs_pkg.vhd – вспомогательная библиотека подпрограмм работы с числами в СОК

```
______
-- Company: SKFU, 4PMI
-- Engineer: prepod, Ionisyan A.S.
-- a,b,c - 32bit BSS numbers
-- RNS primes is (173,229,181,233,239)
                                  _____
--Copyright 2015 Andrey S. Ionisyan
--Licensed under the Apache License, Version 2.0 (the "License");
--you may not use this file except in compliance with the License.
--You may obtain a copy of the License at
     http://www.apache.org/licenses/LICENSE-2.0
--Unless required by applicable law or agreed to in writing, software
--distributed under the License is distributed on an "AS IS" BASIS,
--WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
--See the License for the specific language governing permissions and
--limitations under the License.
-- модуль определений типов данных, констант, хранимых в ROM
-- и вспомогательных подпрограмм
_____
library IEEE;
use IEEE.STD LOGIC 1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std logic unsigned.all;
package RNS defs pkg is
--8-битовое целое
subtype uint 8bit is natural range 0 to 255;
--9-битовое целое (используется при обработке результатов 8-бит+8-бит)
subtype uint_9bit is natural range 0 to 511;
 -множество всех 8-битных чисел от 0 до 255
type T uint 8bit set is array(0 to 255) of uint 8bit;
--множество всех 8-битных чисел от 0 до 511
--используется при табличной выборке результатов операций 8-бит+8-бит
type T uint 9bit set is array(0 to 511) of uint 8bit;
--число СОК-регистров микропроцессора
constant RNS_regs_num: natural range 1 to 16 := 8;
--число двоичных регистров микропроцессора
constant bin_regs_num: natural range 1 to 16 := 8;
--число бит в двоичных числах, подавемых на вход микропроцессора и снимаеых с его
-- (ширина шины данных микропроцессора)
constant bin data width: natural range 1 to 256 := 32;
--тип шины двоичных данных (для передачи шины в подпрограммы и модули)
subtype T bin data is unsigned(bin data width-1 downto 0);
--тип массивов для храненения вспомогательных величин, например остатков СОК,
--для каждого разряда обрабатываемого двоичного числа.
--используется, например, для описания таблицы значений степеней числа 2, переведенных
в СОК
type T_bin_data_width_set is array(0 to bin_data_width-1) of uint_8bit;
--тип для хранения дерева (используется в быстрых алгоритмах бинарного сдваивания)
--если корень имеет индекс і, то левое поддерево имеет индекс 2*і, правое поддерево
2*i+1
type T_tree_array is array(1 to 2*bin data width-1)of uint 8bit;
______
--8-битные константы СОК, хранимые в ПЗУ
______
--максимально допустимое число оснований СОК (54 -это числов всех простых 8-битных
constant RNS P num max: natural range 1 to 54 := 54;
type T RNS vector max is array(1 to RNS P num max) of uint 8bit;
```

```
--подпрограмма генерации всех простых числе от 2 до RNS_P_num_max-го простого числа
function gen primes 8bit return T RNS vector max;
--работает достаточно долго, поэтому имеет смысл заполнить массив простых чисел
константами
--если нужна именно генерация, то раскомментировать gen primes 8bit
constant primes_8bit: T_RNS_vector_max --:= gen_primes_8bit;
 := (2,3,5,7,11,13,17,19,23,29,31,37,41,43,47,53,59,61,67,71,73,79,83,89,97,101,
      103,107,109,113,127,131,137,139,149,151,157,163,167,173,179,181,191,193,197,
      199,211,223,227,229,233,239,241,251);
--число реально используемых оснований СОК
constant RNS_P_num: natural range 1 to RNS_P_num_max := 5;
type T RNS vector is array(1 to RNS P num) of uint 8bit;
--в массиве RNS primes order хранятся номера оснований из главного массива
primes_8bit[]
--так, 3-му основанию соответствует 3-е простое число 5, 7- му -> 17, 8-му -> 19.
constant RNS_primes_order: T_RNS_vector := (40,50,42,51,52);
--так как постоянно вести индексную адресацию неудобно, то используется массив
RNS primes[],
--в котором хранятся уже не индексы оснований, а конкретные числа.
function gen_RNS_primes return T_RNS_vector;
constant RNS_primes: T_RNS_vector := gen_RNS_primes;
--для быстрого расчета остатков от деления используются таблицы
--размером [число оснований СОК x 512], где вторая размерность 512,
--так как результат сложения, после которого обычно нужно вычислить остаток,
--может превышать 255.
type T RNS table 9bit is array(1 to RNS P num) of T uint 9bit set;
--функция генерации и массив ПЗУ для хранения остатков от деления
--всех 9-битных чисел на все возможные основания СОК.
--первый индекс - номер основания,
--второй индекс - число для которого нужно найти остаток
function gen RNS rems P return T RNS table 9bit;
constant RNS rems P: T RNS table 9bit := gen RNS rems P;
--функция генерации и массив ПЗУ для хранения остатков от деления
--всех 9-битных чисел на значение функции Эйлера от оснований COK.
--первый индекс - номер основания,
--второй индекс - число для которого нужно найти остаток
function gen_RNS_rems_phi return T_RNS_table 9bit;
constant RNS rems phi: T RNS table 9bit := gen RNS rems phi;
--таблица значений степеней числа 2, в СОК.
type T RNS bin pows table is array(1 to RNS P num) of T bin data width set;
function gen_RNS_bin_pows return T_RNS_bin_pows_table;
constant RNS_bin_pows: T_RNS_bin_pows_table := gen_RNS_bin_pows;
--подпрограмма быстрого вычисления степени m числа n. Результат - остаток от деления
function GF pow(n,m,q:natural) return natural;
--подпрограмм вычисления первообразного корня поля Галуа по модулю q.
function GF primitive(q:natural) return natural;
--подпрограмма расчета и массив для хранения всех первообразных корней
--полей Галуа для всех 8-битных простых чисел.
function gen primitives 8bit return T RNS vector max;
--так как расчет идет медленно, то таблица заполнена заранее вычисленными числами
--однако, можно раскомментировать функцию gen primitives 8bit
constant primitives 8bit: T_RNS_vector_max --:= gen_primitives_8bit;
 7, 5, 3, 2, 3, 5, 2, 5, 2, 6, 3, 3, 2, 3, 2, 2, 6, 5, 2,
      5, 2, 2, 2, 19, 5, 2, 3, 2, 3, 2, 6, 3, 7, 7, 6);
--так как в проекте используется подмножество простых чисел-оснований СОК,
--то заполняется таблица RNS-primitives - реально используемые первообразные корни
function gen RNS primitives return T RNS vector;
constant RNS primitives: T RNS vector := gen RNS primitives;
```

```
--тип массивов-просмотровых таблиц СОК
type T_RNS_table is array(1 to RNS_P_num) of T_uint_8bit_set;
--просмотровая таблица быстрого нахождения обратного индекса (дискретное
потенцирование)
--первый индекс - номер основания,
--второй индекс - индекс числа (дискретный логарифм) по которому нужно восстановить
function gen RNS inv idx table return T RNS table;
constant RNS_inv_idx_table: T_RNS_table := gen_RNS_inv_idx_table;
--просмотровая таблица быстрого нахождения индекса (дискретное логарифмирование)
--первый индекс - номер основания,
--второй индекс - число для которого нужно найти его индекс (дискретный логари\phiм)
function gen RNS idx table return T RNS table;
constant RNS idx table: T RNS table := gen RNS idx table;
--модулярный сумматор
--ј - номер основания
--ор1 - первое слагаемое
--ор2 - второе слагаемое
function add_mod_8bit(j,op1,op2:uint_8bit) return uint_8bit;
--модулярный умножитель
--ј - номер основания
--ор1 - первый множитель
--ор2 - второй множитель
function mul mod 8bit(j,op1,op2:uint 8bit) return uint 8bit;
--расчет обратного по умножению элемента поля Галуа по модулю q
--работа основана на теории индексов
-- A^{(-1)} := inv idx(q - idx(A)); q=RNS primes(j);
-- 0^(-1) :=0; (чтобы не глючило)
function inv mod 8bit(j,A:uint 8bit) return uint 8bit;
--модулярный формальный делитель (корректно работает только при делении нацело)
--ј - номер основания
--ор1 - делимое
--op2 - делитель (если op2=0, то возвращается в ответе 0)
function fdiv_mod_8bit(j,op1,op2:uint_8bit) return uint_8bit;
--масштабирование на первое основание СОК
function scale_p1_8bit(A:T_RNS_vector) return T_RNS_vector;
--функция быстрого сложения содержимого массива чисел
--методом бинарного сдваивания (результат берется по модулю RNS_primes(j) )
function add tree method(j:uint 8bit; A: T bin data width set) return uint 8bit;
--функция быстрого перемножения содержимого массива чисел
--методом бинарного сдваиванияр (результат берется по модулю RNS_primes(j) )
function mul_tree_method(j:uint_8bit; A: T_bin_data_width_set) return uint_8bit;
--функция быстрого вычисления скалярного произведения содержимого двух массивов чисел
--методом бинарного сдваиванияр (результат берется по модулю RNS primes(j))
function scalar_tree_method(j:uint_8bit; op1,op2: T_bin_data_width_set) return
uint 8bit;
--расчет остатка от деления сверхдлинного двоичного числа на простое основание
--каждый бит переводимого числа умножается на соответствующую степень
--двойки, остаток от деления на простое число от которой заранее известен.
--найденные произведения складываются методом бинарного сдваивания
--j - номер основания из таблицы RNS primes[]
--\bar{\rm A} - двоичное число
function calc rem P(j:uint 8bit; A: T bin data) return uint 8bit;
--перевод числа из двоичной системы счисления в СОК
function RNS conv PSS RNS(A: T bin data) return T RNS vector;
--перевод числа из СОК в ОПСС
-A=(a1,a2,...,a(p num)) = opss1+opss2*p1+opss3*p1*p2+...+opss(p num)*p1*p2*...*p(p num-p1*p2*...*p(p num-p1*p2*...*p(p
1)
```

```
function RNS conv RNS OPSS(A: T RNS vector) return T RNS vector;
--перевод числа из ОПСС в СОК
function RNS conv OPSS RNS(A: T RNS vector) return T RNS vector;
--перевод числа из ОПСС в двоичную систему счисления
function RNS_conv_OPSS_PSS(A: T_RNS_vector) return T_bin_data;
--перевод числа из СОК в двоичную систему счисления
function RNS conv RNS PSS(A: T RNS vector) return T bin data;
--перевод числа из двоичной системы счисления в ОПСС
function RNS conv PSS OPSS (A: T bin data) return T RNS vector;
--функция проверки чисел в СОК ор1 и ор2 на равенство
--result - логический результат (1 - равны, 0 не равны)
function RNS is equ(op1,op2:T RNS vector) return std logic;
--функция проверки чисел в СОК ор1 и ор2 на "ор1>ор2"
--result - логический результат (1 - op1>op2, 0 иначе)
function RNS_cmp_g(op1,op2:T_RNS_vector) return std_logic;
--функция беззнакового сложения двоичного и 8-битного двоичного чисел
--(в проекте не используется, так как хорошо работает перегруженная "стандартная +")
--function bin add int8bit(A: T bin data; B:uint 8bit) return T bin data;
--функция беззнакового умножения двоичного и 8-битного двоичного чисел
--(перегруженная "стандартная *" глючит)
function bin mul uint8bit(A: T bin data; B:uint 8bit) return T bin data;
end;
--реализации подпрограмм на языке VHDL
______
package body RNS defs_pkg is
--при отказе от unsigned в пользу std_logic vector
--subtype T_bin_data is std_logic_vector(bin_data_width-1 downto 0);
----сумматор двоичного числа и 8-битного двоичного числа
---- (используется, например, при переводе чисел из ОПСС в ПСС)
--function bin add int8bit(A: T bin data; B:uint 8bit) return T bin data is
--variable res: T bin data;
--variable B stdlgc: std logic vector(7 downto 0);
--variable i: natural;
--variable carry: std logic;
--begin
    res:=A; B_stdlgc:=conv_std_logic_vector(B,8); carry:='0';
--
    for i in \overline{0} to 7 loop
       res(i) := (A(i) xor B stdlgc(i)) xor carry;
        carry:= (A(i) and B_stdlgc(i)) or ((A(i) or B_stdlgc(i)) and carry);
-- end loop;
-- for i in 8 to bin data width-1 loop
     res(i) := A(i) xor carry;
--
       carry := carry and A(i);
    end loop;
   return res;
--end;
----умножитель двоичного числа на 8-битное двоичное число
--- (используется, например, при переводе чисел из ОПСС в ПСС)
function bin_mul_uint8bit(A: T_bin_data; B:uint_8bit) return T_bin_data is
variable res: T bin data;
variable B stdlgc: unsigned(7 downto 0);
variable i: natural;
begin
   res:=conv unsigned(0,bin data width);
   if B/=0 then
      B stdlgc:=conv unsigned(B,8);
      for i in bin data width-1 downto 0 loop
        res:=res+res;
```

```
if A(i) = '1' then
            res:=res+B_stdlgc;
         end if;
      end loop;
   end if;
   return res;
end;
--генерация всех 8-битных простых чисел от 2 до RNS P num max-го
function gen primes 8bit return T RNS vector max is
variable i, j, k:natural;
variable is_prime:boolean;
variable p: T RNS vector max;
begin
     p(1) := 2;
     i:=2;
     for k in 1 to RNS_p_num_max loop
          is prime:=false;
          while not(is_prime) loop
               i:=i+1; is_prime:=true;
               for j in 1 to k loop
                    if (i mod p(j))=0 then is prime:=false; end if;
               end loop;
          end loop;
          if (i \le 255) and (k \le RNS p num max) then p(k+1) := i; end if;
     end loop;
     return p;
end:
--заполнение массива RNS primes простыми числами
--согласно индексов, хранимых в массиве RNS primes order
function gen_RNS_primes return T_RNS_vector is
variable i: natural;
variable tmp: T_RNS_vector;
begin
   for i in 1 to RNS p num loop
     tmp(i) := primes_8bit(RNS_primes_order(i));
   end loop;
   return tmp;
end:
--расчет содержимого массива RNS rems P[] - остатков от деления 9-битных чисел на
основания СОК
--первый индекс - номер основания
-второй индекс - число, для которого нужно найти остаток от деления
-- (используется в модулярном сумматоре )
function gen_RNS_rems_P return T_RNS_table_9bit is
variable i, k:natural;
variable tmp: T RNS table 9bit;
begin
   for i in 1 to RNS_P_num loop
      tmp(i)(0):=0;
      for k in 1 to 511 loop
         tmp(i)(k):=k mod RNS primes(i);
      end loop;
   end loop;
   return tmp;
end;
--расчет содержимого массива RNS rems phi[] - остатков от деления 9-битных чисел
--на функцию Эйлера от оснований СОК
--первый индекс - номер основания
--второй индекс - число, для которого нужно найти остаток от деления
-- (используется в модулярном умножителе)
function gen_RNS_rems_phi return T_RNS_table_9bit is
variable i, k:natural;
variable tmp: T_RNS_table_9bit;
   for i in 1 to RNS P num loop
      tmp(i)(0):=0;
```

```
for k in 1 to 511 loop
         tmp(i)(k):=k mod (RNS_primes(i)-1);
      end loop;
   end loop;
   return tmp;
end;
--расчет значений степеней числа 2 в СОК
-- (используется при переводе двоичных чисел в СОК)
function gen_RNS_bin_pows return T_RNS_bin_pows_table is
variable tmp_table: T_RNS_bin_pows_table;
variable i, k, new pow: natural;
begin
   for i in 1 to RNS P num loop
      tmp table(i)(0):=1;
      for k in 1 to bin data width-1 loop
         new pow:=tmp table(i)(k-1)*2;
         tmp_table(i)(k):=RNS_rems_P(i)(new_pow);
      end loop;
   end loop;
   return tmp_table;
end:
--быстрое модулярное возведение числа n в степень m
--результат берется по модулю q
function GF pow(n,m,q:natural) return natural is
variable res,h,hm:natural;
begin
  res:=1; h:=n; hm:=m;
  while (hm>0) loop
     if (hm \mod 2)=0 then h:=(h*h) \mod q; hm:=hm/2;
                     else res:=(res*h) mod q; hm:=hm-1;
     end if;
  end loop;
  return res;
end;
--расчет значения первообразного корня поля Галуа по простому основанию q
function GF primitive (q:natural) return natural is
variable i, j, flag: natural;
begin
   flag:=0;
   for i in 1 to q-1 loop
      for j in 1 to q-1 loop
         if GF pow(i,j,q)=1 then flag:=flag+1; end if;
      end loop;
      if flag=1 then return i; else flag:=0; end if;
   end loop;
end;
--вычисление первообразных корней для всех 8-битных простых чисел
function gen_primitives_8bit return T_RNS_vector_max is
variable i:natural;
variable tmp: T RNS vector max;
begin
   for i in 1 to RNS p num max loop
     tmp(i) := GF primitive(primes 8bit(i));
   end loop;
   return tmp;
end;
--заполнение массива RNS primitives первообразными корнями
--согласно индексов, хранимых в массиве RNS_primes_order
function gen RNS primitives return T RNS vector is
variable i: natural;
variable tmp: T_RNS_vector;
   for i in 1 to RNS_p_num loop
      tmp(i) := primitives 8bit(RNS primes order(i));
   end loop;
   return tmp;
```

```
end;
--расчет просмотровой таблицы дискретного потенцирования
-- (по индексу восстанавливается число)
function gen_RNS_inv_idx_table return T_RNS_table is
variable tmp_inv: T_RNS_table;
variable i, k:natural;
begin
   for i in 1 to RNS p num loop
      for k in 0 to 255 loop
         tmp_inv(i)(k) := GF_pow(RNS_primitives(i),k,RNS primes(i));
      end loop;
   end loop;
   return tmp_inv;
end;
--расчет просмотровой таблицы дискретного логарифимирования (индексы)
--(для заданного числа находится его индекс)
function gen_RNS_idx_table return T_RNS_table is
variable tmp idx: T RNS table;
variable i,k:natural;
begin
   for i in 1 to RNS p num loop
      for k in 255 downto 0 loop
         tmp idx(i)(RNS inv idx table(i)(k)):=k;
      end loop;
   end loop;
   return tmp_idx;
end;
--модулярный сумматор
function add_mod_8bit(j,op1,op2:uint_8bit) return uint 8bit is
variable res_9bit: uint_9bit;
   res_9bit := op1 + op2;
   return RNS_rems_P(j)(res_9bit);
end;
--модулярный умножитель
--работа основана на теории индексов
-- op1*op2 := inv_idx( idx(op1) + idx(op2) );
function mul mod 8bit(j,op1,op2:uint 8bit) return uint 8bit is
variable op1_idx,op2_idx,sum_idx: uint_8bit;
variable res 9bit: uint 9bit;
begin
   if op1=0 then return 0;
   else if op2=0 then return 0;
   else
      op1_idx := RNS_idx_table(j)(op1);
      op2_idx := RNS_idx_table(j)(op2);
res_9bit := op1_idx + op2_idx;
      sum_idx := RNS_rems_phi(j)(res_9bit);
      return RNS inv idx table(j)(sum idx);
   end if;
   end if;
end;
--расчет обратного по умножению элемента поля Галуа по модулю ф
--работа основана на теории индексов
-- A^(-1) := inv idx( phi(q) -idx(A) );
-- 0^(-1) :=0; (чтобы не глючило)
function inv mod 8bit(j,A:uint 8bit) return uint 8bit is
variable A_idx, neg_A_idx: uint_8bit;
begin
   if A=0 then return 0;
          else
      A idx := RNS idx table(j)(A);
      neg_A_idx := (RNS_primes(j)-1)-A_idx;
      return RNS inv idx table(j)(neg A idx);
   end if;
```

end:

```
--модулярный формальный делитель (корректно работает только при делении нацело)
-- ј - номер основания
--ор1 - делимое
--ор2 - делитель (если ор2=0, то возвращается в ответе 0)
function fdiv mod 8bit(j,op1,op2:uint 8bit) return uint 8bit is
variable op2_inv: uint_8bit;
beain
  op2 inv:=inv mod 8bit(j,op2);
   return mul mod 8bit(j,op1,op2 inv);
end:
--масштабирование на первое основание СОК
function scale p1 8bit(A:T RNS vector) return T RNS vector is
variable A opss, tmp: T RNS vector;
begin
  A opss:=RNS conv RNS OPSS(A);
   for i in 1 to RNS_P_num -1 loop
     tmp(i) := A_opss(i+1);
   end loop;
  tmp(RNS P num) := 0;
   return RNS_conv_OPSS_RNS(tmp);
--функция быстрого сложения содержимого массива чисел методом бинарного сдваивания
--результат берется по модулю RNS primes(j)
function add tree method(j:uint 8bit; A: T bin data width set) return uint 8bit is
variable tree array: T tree array;
variable i: uint 8bit;
begin
   for i in 0 to bin data width-1 loop
     tree array(bin data width+i):=A(i);
   end loop;
   for i in bin data width-1 downto 1 loop
     tree_array(i) := add_mod_8bit(j,tree_array(2*i), tree_array(2*i+1));
   end loop;
   return tree array(1);
end;
--функция быстрого перемножения массива чисел методом бинарного сдваивания
--результат берется по модулю RNS primes(j)
function mul tree method(j:uint 8bit; A: T bin data width set) return uint 8bit is
variable tree array: T tree array;
variable i: uint 8bit;
begin
   for i in 0 to bin data width-1 loop
     tree array(bin data width+i):=A(i);
   end loop;
   for i in bin_data_width-1 downto 1 loop
     tree array(i) := mul mod 8bit(j, tree array(2*i), tree array(2*i+1));
   end loop;
  return tree_array(1);
--функция быстрого вычисления скалярного произведения содержимого двух массивов чисел
--методом бинарного сдваивания (результат берется по модулю RNS primes(j) )
function scalar tree method(j:uint 8bit; op1,op2: T bin data width set) return
uint 8bit is
variable tree array: T tree array;
variable i: uint 8bit;
begin
  for i in 0 to bin data width-1 loop
     tree_array(bin_data_width+i):=mul_mod_8bit(j,op1(i),op2(i));
   for i in bin data width-1 downto 1 loop
      tree_array(i) := add_mod_8bit(j,tree_array(2*i), tree_array(2*i+1));
   end loop;
   return tree_array(1);
end;
--расчет остатка от деления сверхдлинного двоичного числа на простое основание
```

```
--каждый бит переводимого числа умножается на соответствующую степень
--двойки, остаток от деления на простое число от которой заранее известен.
--найденные произведения складываются методом бинарного сдваивания
--j - номер основания из таблицы RNS primes[]
--А - двоичное число
function calc rem P(j:uint 8bit; A:T bin data) return uint 8bit is
variable tmp: T_bin_data_width_set;
variable k: uint_8bit;
begin
      for k in 0 to bin data width-1 loop
           if A(k)='1' then tmp(k):=RNS bin pows(j)(k); else tmp(k):=0; end if;
      end loop;
      return add_tree_method(j,tmp);
end:
--перевод числа из двоичной системы счисления в СОК
function RNS_conv_PSS_RNS(A: T_bin_data) return T_RNS_vector is
variable result: T_RNS_vector;
variable i: uint_8bit;
begin
      for i in 1 to RNS_P_num loop
           result(i) := calc rem P(i,A);
      end loop;
      return result;
end;
--перевод числа из СОК в ОПСС
--A=(a1,a2,...,a(p num)) = opss1+opss2*p1+opss3*p1*p2+...+opss(p num)*p1*p2*..*p(p num-p1*p2*...*p(p num-p1*p2*...*p(p
function RNS conv RNS OPSS(A: T RNS vector) return T RNS vector is
variable tmp res: T RNS vector;
variable i, digit: uint_8bit;
variable tmp add, tmp neg, tmp inv: uint 8bit;
begin
      for i in 1 to RNS_P_num loop
            digit := A(i);
            for j in 2 to i loop
                  tmp neg := RNS primes(i) - RNS rems P(i)(tmp res(j-1));
                  tmp add := add mod 8bit(i,digit,tmp neg);
                 tmp inv := inv mod_8bit(i,RNS_primes(j-1));
                 digit := mul mod 8bit(i,tmp add,tmp inv);
            end loop;
            tmp_res(i) := digit;
      end loop;
      return tmp res;
end;
--функция перевода числа из ОПСС в СОК
function RNS_conv_OPSS_RNS(A: T_RNS_vector) return T_RNS_vector is
variable i,j,tmp_res,tmp_rem,tmp_mul: uint_8bit;
variable result: T_RNS_vector;
begin
            for i in 1 to RNS P num loop
                  tmp_res := 0;
                  for j in RNS P num downto 1 loop
                       tmp rem := RNS rems P(i) (RNS primes(j));
                       tmp mul := mul mod 8bit(i,tmp res,tmp rem);
                       tmp res := add mod 8bit(i,tmp mul,A(j));
                  end loop;
                  result(i) := tmp_res;
            end loop;
            return result;
end;
--перевод числа из ОПСС в двоичную систему счисления
function RNS conv OPSS PSS(A: T RNS vector) return T bin data is
variable tmp_res: T_bin_data;
      tmp res:=conv unsigned(0,bin data width);
      for i in RNS_P_num downto 1 loop
```

```
tmp res := conv unsigned(A(i),8) + bin mul uint8bit(tmp res,RNS primes(i));
   end loop;
   return tmp_res;
end;
--перевод числа из СОК в двоичную систему счисления
function RNS_conv_RNS_PSS(A: T_RNS_vector) return T_bin_data is
variable OPSS_res: T_RNS_vector;
begin
   OPSS res := RNS conv RNS OPSS(A);
   return RNS conv OPSS PSS (OPSS res);
--перевод числа из двоичной системы счисления в ОПСС
function RNS conv PSS OPSS(A: T bin data) return T RNS vector is
variable RNS_res: T_RNS_vector;
   RNS res := RNS conv PSS RNS(A);
   return RNS_conv_RNS_OPSS(RNS_res);
--функция проверки чисел в СОК ор1 и ор2 на равенство
--result - логический результат (1 - равны, 0 не равны)
function RNS is equ(op1,op2:T RNS vector) return std logic is
variable flag:std logic;
variable i:uint 8bit;
begin
   flag:='1';
   for i in 1 to RNS P num loop
     if op1(i) /= op2(i) then flag := '0'; end if;
   return flag;
end;
--функция проверки чисел в СОК ор1 и ор2 на "ор1>ор2"
--result - логический результат (1 - op1>op2, 0 иначе)
function RNS cmp g(op1,op2:T RNS vector) return std logic is
variable flag1,flag2:std_logic;
variable op1 opss, op2 opss: T RNS vector;
begin
   op1 opss:=RNS conv RNS OPSS(op1);
   op2 opss:=RNS conv RNS OPSS(op2);
   flag1:='0'; flag2:='0';
   for i in RNS P num downto 1 loop
      if (flag2='0') and (op1_opss(i)>op2_opss(i)) then flag1:='1'; end if;
      if (flag1='0')and(op2 opss(i)>op1 opss(i)) then flag2:='1'; end if;
   end loop;
   return flag1;
end:
end;
```

ALU_RNS_mods.vhd – entity компонент работы с сигналами в СОК (операции сложения, умножения, смены знака, нахождения обратного числа, сравнения чисел в СОК)

```
--WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
--See the License for the specific language governing permissions and
--limitations under the License.
______
--компонент нахождения обратного относительно сложения элемента
--А - число в СОК
--result - обратный относительно сложения элемент
library IEEE;
use IEEE.STD LOGIC 1164.all;
USE work.RNS defs pkg.all;
entity RNS ALU neg is
  Port (clock: std logic; A: in T RNS vector; result: out T RNS vector);
end RNS ALU neg;
architecture Spartan3e500 of RNS ALU neg is
begin
  process(clock)
  begin
  if (clock'event and clock = '1') then
     for i in 1 to RNS_P_num loop
        if A(i) = 0 then result(i) <= 0;
                 else result(i) <= RNS primes(i) - A(i);</pre>
     end loop;
  end if;
  end process;
end Spartan3e500;
______
--компонент нахождения обратного относительно умножения элемента
--А - число в СОК
--result - обратный относительно умножения элемент
library IEEE;
use IEEE.STD_LOGIC_1164.all;
USE work.RNS defs pkg.all;
entity RNS ALU inv is
  Port (clock: std logic; A: in T RNS vector; result: out T RNS vector);
end RNS ALU inv;
architecture Spartan3e500 of RNS ALU inv is
begin
  process(clock)
  begin
  if (clock'event and clock = '1') then
     for i in 1 to RNS_P_num loop
       result(i) <= inv_mod_8bit(i,A(i));</pre>
     end loop;
  end if;
  end process;
end Spartan3e500;
______
--компонент сложения чисел в СОК
--ор1 - первое слагаемое
--ор2 - второе слагаемое
--result - сумма
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
USE work.RNS_defs_pkg.all;
entity RNS_ALU_add is
  Port(clock: in std logic;
       op1, op2: in T RNS vector; result: out T RNS vector);
end RNS ALU add;
```

```
architecture Spartan3e500 of RNS_ALU_add is
begin
  process(clock)
  begin
  if (clock'event and clock = '1') then
     for i in 1 to RNS_P_num loop
        result(i) <= add_mod_8bit(i,op1(i),op2(i));
     end loop;
  end if;
  end process;
end Spartan3e500;
______
--компонент перемножения чисел в СОК
--ор1 - первый множитель
--ор2 - второй множитель
--result - произведение
_____
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
USE work.RNS defs_pkg.all;
entity RNS ALU mul is
  Port (clock: in std logic;
        op1, op2: in \overline{T} RNS vector; result: out T RNS vector);
end RNS ALU mul;
architecture Spartan3e500 of RNS ALU mul is
begin
  process(clock)
  if (clock'event and clock = '1') then
     for i in 1 to RNS P num loop
        result(i) <= mul mod 8bit(i,op1(i),op2(i));
     end loop;
  end if;
  end process;
end Spartan3e500;
_____
--компонент проверки чисел в СОК на равенство
--ор1 - операнд слева
--ор2 - операнд справа
--result - логический (1 - равны, 0 не равны) результат
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
USE work.RNS_defs_pkg.all;
entity RNS_ALU_cmp_equ is
  Port (clock: std_logic; op1, op2: in T_RNS_vector; result: out std logic);
end RNS ALU cmp equ;
architecture Spartan3e500 of RNS ALU cmp equ is
begin
  process(clock)
  begin
  if (clock'event and clock = '1') then
     result <= RNS_is_equ(op1,op2);
  end if;
  end process;
end Spartan3e500;
--компонент сравнения чисел в СОК
--числа переводятся в ОПСС и производится покомпонентное сравнение
```

```
--ор1 - операнд слева
--op2 - операнд справа
--result - логический результат (1 - op1>op2, 0 иначе)
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
USE work.RNS_defs_pkg.all;
entity RNS ALU cmp g is
  Port (clock: std_logic; op1, op2: in T_RNS_vector; result: out std logic);
end RNS ALU cmp g;
architecture Spartan3e500 of RNS ALU cmp g is
  process(clock)
  begin
  if (clock'event and clock = '1') then
     result <= RNS_cmp_g(op1,op2);
  end if;
  end process;
end Spartan3e500;
```


RNS_conv_mods.vhd – entity компонент работы с сигналами в СОК (операции перевода СОК<--->ОПСС<--->ПСС)

```
-- Company: SKFU, 4PMI
-- Engineer: prepod, Ionisyan A.S.
-- Project Name: LR3 var(000)
-- formula: c=(a+b)^{3}-7a+b
-- a,b,c - 32bit BSS numbers
-- RNS primes is (173,229,181,233,239)
--Copyright 2015 Andrey S. Ionisyan
--Licensed under the Apache License, Version 2.0 (the "License");
--you may not use this file except in compliance with the License.
--You may obtain a copy of the License at
-- http://www.apache.org/licenses/LICENSE-2.0
--Unless required by applicable law or agreed to in writing, software
--distributed under the License is distributed on an "AS IS" BASIS,
--WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
--See the License for the specific language governing permissions and
--limitations under the License.
--компонент перевода числа из позиционной (двоичной) системы счисления
--в систему остаточных классов
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
USE work.RNS defs pkg.all;
entity PSS RNS module is
       Port (clock: std logic; A: in T bin data; result: out T RNS vector);
end PSS RNS module;
architecture Spartan3e500 of PSS RNS module is
begin
     process(clock)
      begin
      if (clock'event and clock = '1') then
            result <= RNS_conv_PSS_RNS(A);
      end if;
      end process;
end Spartan3e500;
--компонент перевода числа из СОК в обобщенную позиционную систему счисления
--A = (a1, a2, ..., a(p_num)) = opss1 + opss2*p1 + opss3*p1*p2 + ... + opss(p_num)*p1*p2 * ... *p(p_num)*p1*p2 * ... *p(p_num)*p1*
 ______
library IEEE;
```

```
use IEEE.STD LOGIC 1164.ALL;
use IEEE.std_logic_arith.all;
use IEEE.std logic unsigned.all;
USE work.RNS defs pkg.all;
entity RNS_OPSS_module is
  Port (clock: std_logic; A: in T_RNS_vector; result: out T_RNS_vector);
end RNS OPSS module;
architecture Spartan3e500 of RNS OPSS module is
begin
  process(clock)
  begin
   if (clock'event and clock = '1') then
     result <= RNS conv RNS OPSS(A);
   end if;
   end process;
end Spartan3e500;
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
USE work.RNS_defs_pkg.all;
entity OPSS RNS module is
   Port (clock: std logic; A: in T RNS vector; result: out T RNS vector);
end OPSS RNS module;
architecture Spartan3e500 of OPSS RNS module is
begin
  process (clock)
  begin
   if (clock'event and clock = '1') then
     result <= RNS conv OPSS RNS(A);
   end if;
   end process;
end Spartan3e500;
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
USE work.RNS defs pkg.all;
entity OPSS PSS module is
  Port (clock: std_logic; A: in T_RNS_vector; result: out T_bin_data);
end OPSS PSS module;
architecture Spartan3e500 of OPSS PSS module is
begin
   process (clock)
   begin
   if (clock'event and clock = '1') then
     result <= RNS conv OPSS PSS(A);
   end if;
   end process;
end Spartan3e500;
                _____
library IEEE;
use IEEE.STD_LOGIC_1164.ALL; use IEEE.std_logic_arith.all;
use IEEE.std logic_unsigned.all;
USE work.RNS defs pkg.all;
entity RNS PSS module is
   Port (clock: std_logic; A: in T_RNS_vector; result: out T_bin_data);
end RNS PSS module;
architecture Spartan3e500 of RNS PSS module is
begin
  process(clock)
```

```
begin
   if (clock'event and clock = '1') then
     result <= RNS_conv_RNS_PSS(A);
   end if;
   end process;
end Spartan3e500;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
USE work.RNS_defs_pkg.all;
entity PSS_OPSS_module is
   Port (clock: std logic; A: in T bin data; result: out T RNS vector);
end PSS OPSS module;
architecture Spartan3e500 of PSS OPSS module is
begin
   process(clock)
   begin
   if (clock'event and clock = '1') then
     result <= RNS_conv_PSS_OPSS(A);
   end if;
   end process;
end Spartan3e500;
```

8. RTL-схема проекта (из раздела Synthesize-XST среды проектирования).



9. Содержимое файла .syr отчета синтеза и имплементации проекта.

```
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
-->
Parameter TMPDIR set to xst/projnav.tmp

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
-->
Parameter xsthdpdir set to xst

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
```

Reading design: LR3_V000_Ionisyan.prj

TABLE OF CONTENTS

- 1) Synthesis Options Summary
- 2) HDL Parsing
- 3) HDL Elaboration
- 4) HDL Synthesis
 - 4.1) HDL Synthesis Report
- 5) Advanced HDL Synthesis
 - 5.1) Advanced HDL Synthesis Report
- 6) Low Level Synthesis
- 7) Partition Report
- 8) Design Summary
 - 8.1) Primitive and Black Box Usage
 - 8.2) Device utilization summary
 - 8.3) Partition Resource Summary
 - 8.4) Timing Report
 - 8.4.1) Clock Information
 - 8.4.2) Asynchronous Control Signals Information
 - 8.4.3) Timing Summary
 - 8.4.4) Timing Details
 - 8.4.5) Cross Clock Domains Report

______ Synthesis Options Summary

---- Source Parameters

: "LR3_V000_Ionisyan.prj" Input File Name

Ignore Synthesis Constraint File : NO

---- Target Parameters

Output File Name : "LR3 V000 Ionisyan"

Output Format : NGC

Target Device : xc7a100t-3-csg324

---- Source Options

Top Module Name

: LR3_V000_Ionisyan
: YES
: Auto Automatic FSM Extraction
FSM Encoding Algorithm Safe Implementation FSM Style : LUT : Yes RAM Extraction RAM Style ROM Extraction : Yes Shift Register Extraction : YES ROM Style : Aut Resource Sharing : YES : Auto Asynchronous To Synchronous : NO Shift Register Minimum Size : 2 Use DSP Block : Auto Automatic Register Balancing : No

---- Target Options

LUT Combining : Auto Reduce Control Sets : Auto : YES Add IO Buffers Global Maximum Fanout : 100000 Add Generic Clock Buffer (BUFG) : 32

Register Duplication : YES Register Duplication : YES
Optimize Instantiated Primitives : NO
Use Clock Enable : Auto Use Synchronous Set: AutoUse Synchronous Reset: AutoPack IO Registers into IOBs: AutoEquivalent register Removal: YES Use Synchronous Set : Auto

---- General Options Optimization Goal Optimization Effort : Speed

```
Keep Hierarchy
                              : No
                              : As Optimized
Netlist Hierarchy
RTL Output
                              : Yes
                              : AllClockNets
Global Optimization
                              : YES
Read Cores
Write Timing Constraints
Cross Clock Analysis
                              : NO
Hierarchy Separator
                              : /
Bus Delimiter
                              : <>
                              : Maintain
Case Specifier
Slice Utilization Ratio
                              : 100
BRAM Utilization Ratio
                             : 100
DSP48 Utilization Ratio
Auto BRAM Packing
                              : NO
Slice Utilization Ratio Delta
                             : 5
______
______
                  HDL Parsing
______
Parsing VHDL file "/home/asion/FPGA/FPGA LR3 V000 Ionisyan/RNS defs pkg.vhd" into
library work
Parsing package <RNS defs pkg>.
Parsing package body <RNS_defs_pkg>.
WARNING: HDLCompiler: 443 - "/home/asion/FPGA/FPGA LR3 V000 Ionisyan/RNS defs pkg.vhd"
Line 380: Function gf_primitive does not always return a value.
Parsing VHDL file "/home/asion/FPGA/FPGA_LR3_V000_Ionisyan/RNS_conv_mods.vhd" into
library work
Parsing entity <PSS RNS module>.
Parsing architecture <Spartan3e500> of entity <pss rns module>.
Parsing entity <RNS OPSS module>.
Parsing architecture <Spartan3e500> of entity <rns_opss_module>.
Parsing entity <OPSS RNS module>.
Parsing architecture <Spartan3e500> of entity <opss rns module>.
Parsing entity <OPSS_PSS_module>.
Parsing architecture <Spartan3e500> of entity <opss pss module>.
Parsing entity <RNS PSS module>.
Parsing architecture <Spartan3e500> of entity <rns pss module>.
Parsing entity <PSS OPSS module>.
Parsing architecture <Spartan3e500> of entity <pss opss module>.
Parsing VHDL file "/home/asion/FPGA/FPGA LR3 V000 Tonisyan/ALU RNS mods.vhd" into
library work
Parsing entity <RNS ALU neg>.
Parsing architecture <Spartan3e500> of entity <rns alu neg>.
Parsing entity <RNS ALU inv>.
Parsing architecture \stackrel{-}{<}Spartan3e500> of entity \stackrel{-}{<}rns alu inv>.
Parsing entity <RNS ALU add>.
Parsing architecture <Spartan3e500> of entity <rns alu add>.
Parsing entity <RNS ALU mul>.
Parsing architecture <Spartan3e500> of entity <rns alu mul>.
Parsing entity <RNS ALU cmp equ>.
Parsing architecture <Spartan3e500> of entity <rns alu cmp equ>.
Parsing entity <RNS ALU cmp g>.
Parsing architecture <Spartan3e500> of entity <rns alu cmp g>.
Parsing VHDL file "/home/asion/FPGA/FPGA LR3 V000 Tonisyan/LR3 V000 Tonisyan.vhd" into
library work
Parsing entity <LR3 V000 Ionisyan>.
Parsing architecture <Behavioral> of entity <lr3 v000 ionisyan>.
______
                        HDL Elaboration
______
```

: NO

Power Reduction

Elaborating entity <LR3_V000_Ionisyan> (architecture <Behavioral>) from library <work>.

Elaborating entity <PSS_RNS_module> (architecture <Spartan3e500>) from library <work>.

```
Elaborating entity <RNS ALU add> (architecture <Spartan3e500>) from library <work>.
Elaborating entity <RNS_ALU_mul> (architecture <Spartan3e500>) from library <work>.
Elaborating entity <RNS_ALU_neg> (architecture <Spartan3e500>) from library <work>.
{\tt Elaborating\ entity\ < RNS\_PSS\_module>\ (architecture\ < Spartan3e500>)\ from\ library\ < work>.}
WARNING: HDLCompiler: 746 - "Thome/asion/FPGA_LR3_V000_Ionisyan/RNS_defs_pkg.vhd"
Line 590: Range is empty (null range)
______
                           HDL Synthesis
______
Synthesizing Unit <LR3 V000 Ionisyan>.
   Related source file is
"/home/asion/FPGA/FPGA LR3 V000 Ionisyan/LR3 V000 Ionisyan.vhd".
    Summary:
      no macro.
Unit <LR3 V000 Ionisyan> synthesized.
Synthesizing Unit <PSS_RNS_module>.
    Related source file is
"/home/asion/FPGA/FPGA LR3 V000 Ionisyan/RNS conv mods.vhd".
    Found 8-bit register for signal <result<2>>.
    Found 8-bit register for signal <result<3>>.
    Found 8-bit register for signal <result<4>>>.
    Found 8-bit register for signal <result<5>>.
    Found 8-bit register for signal <result<1>>.
    Found 7-bit adder for signal <n0886> created at line 447.
    Found 5-bit adder for signal <n0889> created at line 447.
    Found 8-bit adder for signal < n0892 > created at line 447.
    Found 7-bit adder for signal < n0895 > created at line 447.
    Found 8-bit adder for signal <n0898> created at line 447.
   Found 7-bit adder for signal <n0901> created at line 447.
    Found 8-bit adder for signal <n0904> created at line 447.
    Found 9-bit adder for signal <n0907> created at line 447.
    Found 8-bit adder for signal <n0910> created at line 447.
   Found 8-bit adder for signal <n0913> created at line 447. Found 9-bit adder for signal <n0916> created at line 447.
   Found 9-bit adder for signal <n0919> created at line 447.
    Found 9-bit adder for signal <n0922> created at line 447.
    Found 7-bit adder for signal <n0925> created at line 447.
   Found 5-bit adder for signal <n0928> created at line 447. Found 3-bit adder for signal <n0931> created at line 447.
   Found 8-bit adder for signal <n0934> created at line 447.
    Found 9-bit adder for signal <n0937> created at line 447.
    Found 9-bit adder for signal <n0940> created at line 447.
    Found 9-bit adder for signal <n0943> created at line 447.
    Found 9-bit adder for signal <n0946> created at line 447.
    Found 9-bit adder for signal <n0949> created at line 447.
    Found 9-bit adder for signal <n0952> created at line 447.
    Found 6-bit adder for signal <n0955> created at line 447.
    Found 9-bit adder for signal <n0958> created at line 447.
    Found 9-bit adder for signal <n0961> created at line 447.
    Found 9-bit adder for signal <n0964> created at line 447.
    Found 9-bit adder for signal <n0967> created at line 447.
    Found 9-bit adder for signal <n0970> created at line 447.
    Found 9-bit adder for signal <n0973> created at line 447.
    Found 9-bit adder for signal <n0976> created at line 447.
    Found 9-bit adder for signal <n0979> created at line 447.
    Found 8-bit adder for signal <n0982> created at line 447.
    Found 9-bit adder for signal <n0985> created at line 447.
    Found 9-bit adder for signal <n0988> created at line 447.
    Found 9-bit adder for signal < n0991> created at line 447.
    Found 9-bit adder for signal < n0994 > created at line 447.
    Found 9-bit adder for signal <n0997> created at line 447.
    Found 8-bit adder for signal <n1000> created at line 447.
    Found 8-bit adder for signal <n1003> created at line 447.
    Found 9-bit adder for signal <n1006> created at line 447.
```

Found 9-bit adder for signal <n1009> created at line 447.

```
Found 7-bit adder for signal <n1012> created at line 447.
Found 9-bit adder for signal <n1015> created at line 447.
Found 9-bit adder for signal <n1018> created at line 447.
Found 9-bit adder for signal <n1021> created at line 447.
Found 9-bit adder for signal <n1024> created at line 447.
Found 9-bit adder for signal <n1027> created at line 447.
Found 9-bit adder for signal <n1030> created at line 447.
Found 9-bit adder for signal <n1033> created at line 447.
Found 9-bit adder for signal <n1036> created at line 447.
Found 9-bit adder for signal <n1039> created at line 447.
Found 9-bit adder for signal < n1042 > created at line 447.
Found 9-bit adder for signal <n1045> created at line 447.
Found 9-bit adder for signal <n1048> created at line 447.
Found 9-bit adder for signal <n1051> created at line 447.
Found 9-bit adder for signal <n1054> created at line 447.
Found 8-bit adder for signal <n1057> created at line 447.
Found 9-bit adder for signal <n1060> created at line 447. Found 8-bit adder for signal <n1063> created at line 447.
Found 9-bit adder for signal <n1066> created at line 447.
Found 9-bit adder for signal <n1069> created at line 447.
Found 8-bit adder for signal <n1072> created at line 447.
Found 8-bit adder for signal <n1075> created at line 447.
Found 6-bit adder for signal <n1078> created at line 447.
Found 8-bit adder for signal <n1081> created at line 447.
Found 8-bit adder for signal <n1084> created at line 447.
Found 8-bit adder for signal <n1087> created at line 447.
Found 9-bit adder for signal <n1090> created at line 447.
Found 9-bit adder for signal <n1093> created at line 447.
Found 9-bit adder for signal <n1096> created at line 447.
Found 9-bit adder for signal <n1099> created at line 447.
Found 9-bit adder for signal <n1102> created at line 447.
Found 9-bit adder for signal <n1105> created at line 447.
Found 9-bit adder for signal <n1108> created at line 447.
Found 9-bit adder for signal <n1111> created at line 447.
Found 9-bit adder for signal <n1114> created at line 447.
Found 9-bit adder for signal <n1117> created at line 447.
Found 9-bit adder for signal <n1120> created at line 447.
Found 9-bit adder for signal <n1123> created at line 447.
Found 9-bit adder for signal <n1126> created at line 447.
Found 9-bit adder for signal <n1129> created at line 447.
Found 9-bit adder for signal <n1132> created at line 447.
Found 4-bit adder for signal <n1135> created at line 447.
Found 8-bit adder for signal <n1138> created at line 447.
Found 9-bit adder for signal <n1141> created at line 447. Found 8-bit adder for signal <n1144> created at line 447.
Found 9-bit adder for signal <n1147> created at line 447.
Found 9-bit adder for signal <n1150> created at line 447.
Found 7-bit adder for signal <n1153> created at line 447.
Found 8-bit adder for signal <n1156> created at line 447.
Found 9-bit adder for signal <n1159> created at line 447.
Found 9-bit adder for signal <n1162> created at line 447.
Found 9-bit adder for signal <n1165> created at line 447.
Found 7-bit adder for signal <n1168> created at line 447.
Found 9-bit adder for signal <n1171> created at line 447.
Found 9-bit adder for signal <n1174> created at line 447.
Found 9-bit adder for signal <n1177> created at line 447.
Found 9-bit adder for signal <n1180> created at line 447.
Found 9-bit adder for signal <n1183> created at line 447.
Found 9-bit adder for signal <n1186> created at line 447.
Found 9-bit adder for signal <n1189> created at line 447.
Found 9-bit adder for signal <n1192> created at line 447.
Found 9-bit adder for signal <n1195> created at line 447.
Found 9-bit adder for signal <n1198> created at line 447.
Found 9-bit adder for signal <n1201> created at line 447.
Found 9-bit adder for signal <n1204> created at line 447.
Found 9-bit adder for signal <n1207> created at line 447.
Found 9-bit adder for signal <n1210> created at line 447.
Found 9-bit adder for signal <n1213> created at line 447.
Found 9-bit adder for signal <n1216> created at line 447.
Found 8-bit adder for signal <n1219> created at line 447.
Found 9-bit adder for signal <n1222> created at line 447.
```

```
Found 9-bit adder for signal <n1225> created at line 447.
Found 9-bit adder for signal <n1228> created at line 447.
Found 9-bit adder for signal <n1231> created at line 447.
Found 8-bit adder for signal <n1234> created at line 447.
Found 9-bit adder for signal <n1237> created at line 447.
Found 8-bit adder for signal <n1240> created at line 447.
Found 9-bit adder for signal <n1243> created at line 447.
Found 7-bit adder for signal <n1246> created at line 447.
Found 9-bit adder for signal <n1249> created at line 447.
Found 9-bit adder for signal <n1252> created at line 447.
Found 9-bit adder for signal < n1255> created at line 447.
Found 9-bit adder for signal <n1258> created at line 447.
Found 9-bit adder for signal <n1261> created at line 447.
Found 9-bit adder for signal <n1264> created at line 447.
Found 9-bit adder for signal <n1267> created at line 447.
Found 9-bit adder for signal <n1270> created at line 447.
Found 9-bit adder for signal <n1273> created at line 447.
Found 9-bit adder for signal <n1276> created at line 447.
Found 9-bit adder for signal <n1279> created at line 447.
Found 9-bit adder for signal <n1282> created at line 447.
Found 9-bit adder for signal <n1285> created at line 447.
Found 9-bit adder for signal <n1288> created at line 447.
Found 128x7-bit Read Only RAM for signal <BUS_0001_PWR_7_o_wide_mux_32_OUT>
Found 32x5-bit Read Only RAM for signal <BUS_0002_PWR_7_o_wide_mux_34_OUT>
Found 256x8-bit Read Only RAM for signal <BUS_0003_GND_7_o_wide_mux_36_OUT>
Found 128x7-bit Read Only RAM for signal <BUS 0004 PWR 7 o wide mux 38 OUT>
Found 256x8-bit Read Only RAM for signal <BUS_0005_GND_7_o_wide_mux_40_OUT>Found 128x7-bit Read Only RAM for signal <BUS_0006_PWR_7_o_wide_mux_42_OUT>Found 256x8-bit Read Only RAM for signal <BUS_0007_GND_7_o_wide_mux_44_OUT>Found 512x8-bit Read Only RAM for signal <BUS_0008_PWR_7_o_wide_mux_46_OUT>
Found 256x8-bit Read Only RAM for signal <BUS 0009 GND 7 o wide mux 48 OUT>
Found 256x8-bit Read Only RAM for signal <BUS 0010 GND 7 o wide mux 50 OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0011_PWR_7_o_wide_mux_52_OUT> Found 512x8-bit Read Only RAM for signal <BUS_0012_PWR_7_o_wide_mux_54_OUT>
Found 128x7-bit Read Only RAM for signal <BUS_0014_PWR_7_o_wide_mux_58_OUT>
Found 32x5-bit Read Only RAM for signal <BUS 0015_PWR_7_o_wide_mux_60_OUT>
Found 256x8-bit Read Only RAM for signal <BUS 0017 GND 7 o wide mux 64 OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0018_PWR_7_o_wide_mux_66_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0019_PWR_7_o_wide_mux_68_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0020_PWR_7_o_wide_mux_70_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0021_PWR_7_o_wide_mux_72_OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0022 PWR 7 o wide mux 74 OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0023_PWR_7_o_wide_mux_76_OUT>
Found 64x6-bit Read Only RAM for signal <BUS_0024_PWR_7_o_wide_mux_78_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0025_PWR_7_o_wide_mux_80_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0026_PWR_7_o_wide_mux_82_OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0027 PWR 7 o wide mux 84 OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0028_PWR_7_o_wide_mux_86_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0029_PWR_7_o_wide_mux_88_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0030_PWR_7_o_wide_mux_90_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0031_PWR_7_o_wide_mux_92_OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0032 GND 7 o wide mux 125 OUT>
Found 256x8-bit Read Only RAM for signal <BUS 0033 GND 7 o wide mux 127 OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0034_GND_7_o_wide_mux_129_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0035_GND_7_o_wide_mux_131_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0036_GND_7_o_wide_mux_133_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0037_GND_7_o_wide_mux_135_OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0038 GND 7 o wide mux 137 OUT>
Found 256x8-bit Read Only RAM for signal <BUS 0039 GND 7 o wide mux 139 OUT>
Found 256x8-bit Read Only RAM for signal <BUS_0040_GND_7_o_wide_mux_141_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0041_GND_7_o_wide_mux_143_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0042_GND_7_o_wide_mux_145_OUT>
Found 128x7-bit Read Only RAM for signal <BUS 0043_PWR_7_o_wide_mux_147_OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0048 GND 7 o wide mux 157 OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0049_GND_7_o_wide_mux_159_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0050_GND_7_o_wide_mux_161_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0051_GND_7_o_wide_mux_163_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0052_GND_7_o_wide_mux_165_OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0053 GND 7 o wide mux 167 OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0054 GND 7 o wide mux 169 OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0056_GND_7_o_wide_mux_173_OUT>
```

```
Found 512x8-bit Read Only RAM for signal <BUS_0057_GND_7_o_wide_mux_175_OUT> Found 512x8-bit Read Only RAM for signal <BUS_0058_GND_7_o_wide_mux_177_OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0059 GND 7 o wide mux 179 OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0060 GND 7 o wide mux 181 OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0061_GND_7_o_wide_mux_183_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0062_GND_7_o_wide_mux_185_OUT>
Found 256x8-bit Read Only RAM for signal <BUS_0063_GND_7_o_wide_mux_218_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0064_PWR_7_o_wide_mux_220_OUT>
Found 256x8-bit Read Only RAM for signal <BUS 0065 GND 7 o wide mux 222 OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0066_PWR_7_o_wide_mux_224_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0067_PWR_7_o_wide_mux_226_OUT>
Found 256x8-bit Read Only RAM for signal <BUS_0068_GND_7_o_wide_mux_228_OUT>
Found 256x8-bit Read Only RAM for signal <BUS_0069_GND_7_o_wide_mux_230_OUT>
Found 64x6-bit Read Only RAM for signal <BUS 0070 PWR 7 o wide mux 232 OUT>
Found 256x8-bit Read Only RAM for signal <BUS 0071 GND 7 o wide mux 234 OUT>
Found 256x8-bit Read Only RAM for signal <BUS_0072_GND_7_o_wide_mux_236_OUT>
Found 256x8-bit Read Only RAM for signal <BUS_0073_GND_7_o_wide_mux_238_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0074_PWR_7_o_wide_mux_240_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0079_PWR_7_o_wide_mux_250_OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0080 PWR 7 o wide mux 252 OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0081_PWR_7_o_wide_mux_254_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0082_PWR_7_o_wide_mux_256_OUT>Found 512x8-bit Read Only RAM for signal <BUS_0083_PWR_7_o_wide_mux_258_OUT>Found 512x8-bit Read Only RAM for signal <BUS_0084_PWR_7_o_wide_mux_260_OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0085 PWR 7 o wide mux 262 OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0087 PWR 7 o wide mux 266 OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0088_PWR_7_o_wide_mux_268_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0089_PWR_7_o_wide_mux_270_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0090_PWR_7_o_wide_mux_272_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0091_PWR_7_o_wide_mux_274_OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0092 PWR 7 o wide mux 276 OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0093 PWR 7 o wide mux 278 OUT>
Found 256x8-bit Read Only RAM for signal <BUS_0095_GND_7_o_wide_mux_312_OUT> Found 512x8-bit Read Only RAM for signal <BUS_0096_GND_7_o_wide_mux_314_OUT> Found 256x8-bit Read Only RAM for signal <BUS_0097_GND_7_o_wide_mux_316_OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0098 GND 7 o wide mux 318 OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0099 GND 7 o wide mux 320 OUT>
Found 128x7-bit Read Only RAM for signal <BUS_0100_PWR_7_o_wide_mux_322_OUT>
Found 256x8-bit Read Only RAM for signal <BUS_0101_GND_7_o_wide_mux_324_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0102_GND_7_o_wide_mux_326_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0103_GND_7_o_wide_mux_328_OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0104 GND 7 o wide mux 330 OUT>
Found 128x7-bit Read Only RAM for signal <BUS_0105_PWR_7_o_wide_mux_332_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0110_GND_7_o_wide_mux_342_OUT> Found 512x8-bit Read Only RAM for signal <BUS_0111_GND_7_o_wide_mux_344_OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0112_GND_7_o_wide_mux_346_OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0113 GND 7 o wide mux 348 OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0114_GND_7_o_wide_mux_350_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0115_GND_7_o_wide_mux_352_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0116_GND_7_o_wide_mux_354_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0118_GND_7_o_wide_mux_358_OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0119 GND 7 o wide mux 360 OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0120 GND 7 o wide mux 362 OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0121_GND_7_o_wide_mux_364_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0122_GND_7_o_wide_mux_366_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0123_GND_7_o_wide_mux_368_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0124_GND_7_o_wide_mux_370_OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0125 GND 7 o wide mux 403 OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0126 GND 7 o wide mux 405 OUT>
Found 256x8-bit Read Only RAM for signal <BUS_0127_GND_7_o_wide_mux_407_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0128_GND_7_o_wide_mux_409_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0129_GND_7_o_wide_mux_411_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0130_GND_7_o_wide_mux_413_OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0131 GND 7 o wide mux 415 OUT>
Found 256x8-bit Read Only RAM for signal <BUS_0132_GND_7_o_wide_mux_417_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0133_GND_7_o_wide_mux_419_OUT> Found 256x8-bit Read Only RAM for signal <BUS_0134_GND_7_o_wide_mux_421_OUT> Found 512x8-bit Read Only RAM for signal <BUS_0135_GND_7_o_wide_mux_423_OUT>
Found 128x7-bit Read Only RAM for signal <BUS 0136 PWR 7 o wide mux 425 OUT>
Found 512x8-bit Read Only RAM for signal <BUS 0141 GND 7 o wide mux 435 OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0142_GND_7_o_wide_mux_437_OUT>
```

```
Found 512x8-bit Read Only RAM for signal <BUS 0143 GND 7 o wide mux 439 OUT>
    Found 512x8-bit Read Only RAM for signal <BUS 0144_GND_7_o_wide_mux_441_OUT>
    Found 512x8-bit Read Only RAM for signal <BUS 0145 GND 7 o wide mux 443 OUT>
    Found 512x8-bit Read Only RAM for signal <BUS 0146 GND 7 o wide mux 445 OUT>
    Found 512x8-bit Read Only RAM for signal <BUS_0147_GND_7_o_wide_mux_447_OUT>
    Found 512x8-bit Read Only RAM for signal <BUS_0149_GND_7_o_wide_mux_451_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0150_GND_7_o_wide_mux_453_OUT>
Found 512x8-bit Read Only RAM for signal <BUS_0151_GND_7_o_wide_mux_455_OUT>
    Found 512x8-bit Read Only RAM for signal <BUS 0152 GND 7 o wide mux 457 OUT>
    Found 512x8-bit Read Only RAM for signal <BUS_0153_GND_7_o_wide_mux_459_OUT>
    Found 512x8-bit Read Only RAM for signal <BUS_0154_GND_7_o_wide_mux_461_OUT>Found 512x8-bit Read Only RAM for signal <BUS_0155_GND_7_o_wide_mux_463_OUT>
    Found 512x40-bit Read Only RAM for signal < n\overline{1}801>
    Summary:
       inferred 133 RAM(s).
       inferred 135 Adder/Subtractor(s).
       inferred 40 D-type flip-flop(s).
Unit <PSS_RNS_module> synthesized.
Synthesizing Unit <RNS ALU add>.
    Related source file is "/home/asion/FPGA/FPGA LR3 V000 Ionisyan/ALU RNS mods.vhd".
    Found 8-bit register for signal <result<2>>.
    Found 8-bit register for signal <result<3>>.
    Found 8-bit register for signal <result<4>>.
    Found 8-bit register for signal <result<5>>.
    Found 8-bit register for signal <result<1>>.
    Found 9-bit adder for signal <n0042> created at line 447.
    Found 9-bit adder for signal <n0045> created at line 447.
    Found 9-bit adder for signal <n0048> created at line 447.
    Found 9-bit adder for signal <n0051> created at line 447.
    Found 9-bit adder for signal <n0054> created at line 447.
    Found 512x8-bit Read Only RAM for signal <BUS 0001 PWR 8 o wide mux 1 OUT>
    Found 512x8-bit Read Only RAM for signal <BUS_0002_GND_8_o_wide_mux_3_OUT> Found 512x8-bit Read Only RAM for signal <BUS_0003_PWR_8_o_wide_mux_5_OUT>
    Found 512x8-bit Read Only RAM for signal <BUS_0004_GND_8_o_wide_mux_7_OUT>
    Found 512x8-bit Read Only RAM for signal <BUS 0005 GND 8 o wide mux 9 OUT>
    Summary:
                   5 RAM(s).
       inferred
       inferred
                   5 Adder/Subtractor(s).
       inferred 40 D-type flip-flop(s).
Unit <RNS ALU add> synthesized.
Synthesizing Unit <RNS ALU mul>.
    Related source file is "/home/asion/FPGA/FPGA LR3 V000 Ionisyan/ALU RNS mods.vhd".
    Found 8-bit register for signal <result<2>>.
    Found 8-bit register for signal <result<3>>.
    Found 8-bit register for signal <result<4>>.
    Found 8-bit register for signal <result<5>>.
    Found 8-bit register for signal <result<1>>.
    Found 9-bit adder for signal <n0102> created at line 463.
    Found 9-bit adder for signal <n0105> created at line 463.
    Found 9-bit adder for signal <n0108> created at line 463.
    Found 9-bit adder for signal <n0111> created at line 463.
    Found 9-bit adder for signal <n0114> created at line 463.
    Found 256x8-bit Read Only RAM for signal <op1[1][7]_GND_9_o_wide_mux_2_OUT>
Found 256x8-bit Read Only RAM for signal <op2[1][7]_GND_9_o_wide_mux_3_OUT>
    Found 256x8-bit Read Only RAM for signal <BUS_0001_GND_9_o_wide_mux_6_OUT>
    Found 256x8-bit Read Only RAM for signal <op1[2][7] GND 9 o wide mux 19 OUT>
    Found 256x8-bit Read Only RAM for signal <op2[2][7] GND 9 o wide mux 20 OUT>
    Found 256x8-bit Read Only RAM for signal <BUS_0002_GND_9_o_wide_mux_23_OUT>
    Found 256x8-bit Read Only RAM for signal <op1[3][7]_GND_9_o_wide_mux_36_OUT>
Found 256x8-bit Read Only RAM for signal <op2[3][7]_GND_9_o_wide_mux_37_OUT>
    Found 256x8-bit Read Only RAM for signal <BUS 0003_PWR_9_o_wide_mux_40_OUT>
    Found 256x8-bit Read Only RAM for signal <op1[4][7] GND 9 o wide mux 53 OUT>
    Found 256x8-bit Read Only RAM for signal <op2[4][7]_GND_9_o_wide_mux_54_OUT>
    Found 256x8-bit Read Only RAM for signal <BUS_0004_PWR_9_o_wide_mux_57_OUT>
    Found 256x8-bit Read Only RAM for signal cop1[5][7] GND 9 o wide mux 70 OUT>
Found 256x8-bit Read Only RAM for signal cop2[5][7] GND 9 o wide mux 71 OUT>
    Found 256x8-bit Read Only RAM for signal <BUS 0005 PWR 9 o wide mux 74 OUT>
    Found 512x8-bit Read Only RAM for signal < n0667>
    Found 512x8-bit Read Only RAM for signal < n1180>
```

```
Found 512x8-bit Read Only RAM for signal < n1693>
    Found 512x8-bit Read Only RAM for signal <_n2206>
    Found 512x8-bit Read Only RAM for signal < n2719>
    Summary:
       inferred 20 RAM(s).
       inferred
                  5 Adder/Subtractor(s).
       inferred 40 D-type flip-flop(s).
Unit <RNS_ALU_mul> synthesized.
Synthesizing Unit <RNS ALU neg>.
    Related source file is "/home/asion/FPGA/FPGA LR3 V000 Ionisyan/ALU RNS mods.vhd".
     Found 8-bit register for signal <result<2>>.
    Found 8-bit register for signal <result<3>>.
    Found 8-bit register for signal <result<4>>>.
    Found 8-bit register for signal <result<5>>.
    Found 8-bit register for signal <result<1>>.
    Found 8-bit subtractor for signal <GND 10 o GND 10 o sub 2 OUT<7:0>> created at
line 39.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_5_OUT<7:0>> created at
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_8_OUT<7:0>> created at
line 39.
    Found 8-bit subtractor for signal <GND 10 o GND 10 o sub 11 OUT<7:0>> created at
    Found 8-bit subtractor for signal <GND 10 o GND 10 o sub 14 OUT<7:0>> created at
line 39.
    Summary:
       inferred
                   5 Adder/Subtractor(s).
       inferred 40 D-type flip-flop(s).
Unit <RNS ALU neg> synthesized.
Synthesizing Unit <RNS PSS module>.
    Related source file is
"/home/asion/FPGA/FPGA LR3 V000 Ionisyan/RNS conv mods.vhd".
    Found 32-bit register for signal <result>.
    Found 9-bit adder for signal <n0976> created at line 447.
    Found 9-bit adder for signal <n0978> created at line 463.
    Found 9-bit adder for signal <n0981> created at line 447.
    Found 9-bit adder for signal <n0983> created at line 463.
    Found 9-bit adder for signal <n0986> created at line 447.
    Found 9-bit adder for signal <n0990> created at line 447.
    Found 9-bit adder for signal <n0992> created at line 463.
    Found 9-bit adder for signal <n0995> created at line 447.
    Found 9-bit adder for signal < n0997 > created at line 463.
    Found 9-bit adder for signal <n1000> created at line 447.
    Found 9-bit adder for signal <n1002> created at line 463.
    Found 9-bit adder for signal <n1005> created at line 447.
    Found 9-bit adder for signal <n1007> created at line 463.
    Found 9-bit adder for signal <n1010> created at line 447.
    Found 9-bit adder for signal <n1012> created at line 463.
    Found 9-bit adder for signal <n1015> created at line 447.
    Found 9-bit adder for signal <n1017> created at line 463.
    Found 9-bit adder for signal <n1020> created at line 447.
    Found 9-bit adder for signal <n1022> created at line 463.
    Found 32-bit adder for signal <GND_11_o_GND_11_o_add_214_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_217_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_220_OUT> created at line 273.
    Found 32-bit adder for signal <GND 11 o GND 11 o add 223 OUT> created at line 273.
    Found 32-bit adder for signal <GND 11 o GND 11 o add 226 OUT> created at line 273.
    Found 32-bit adder for signal <GND_11_o_GND_11_o_add_229_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_232_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_234_OUT> created at line 624.
    Found 32-bit adder for signal <GND_11_o_GND_11_o_add_237_OUT> created at line 273.
    Found 32-bit adder for signal <GND 11 o GND 11 o add 240 OUT> created at line 273.
    Found 32-bit adder for signal <GND_11_o_GND_11_o_add_243_OUT> created at line 273.
    Found 32-bit adder for signal <GND_11_o_GND_11_o_add_246_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_249_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_252_OUT> created at line 273.
    Found 32-bit adder for signal <GND_11_o_GND_11_o_add_255_OUT> created at line 273.
    Found 32-bit adder for signal <GND 11 o GND 11 o add 258 OUT> created at line 273.
    Found 32-bit adder for signal <GND_11_o_GND_11_o_add_261_OUT> created at line 273.
```

```
Found 32-bit adder for signal <GND 11 o GND 11 o add 264 OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_267_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_270_OUT> created at line 273.
Found 32-bit adder for signal <GND 11 o GND 11 o add 273 OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_276_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_279_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_282_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_285_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_288_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_291_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_294_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_297_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_300_OUT> created at line 273.
Found 32-bit adder for signal <GND 11 o GND 11 o add 303 OUT> created at line 273.
Found 32-bit adder for signal <GND 11 o GND 11 o add 306 OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_309_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_312_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_315_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_318_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_321_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_324_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_327_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_329_OUT> created at line 624. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_332_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_335_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_338_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_341_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_344_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_347_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_350_OUT> created at line 273.
Found 32-bit adder for signal <GND 11 o GND 11 o add 353 OUT> created at line 273.
Found 32-bit adder for signal <GND 11 o GND 11 o add 356 OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_359_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_362_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_365_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_368_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_371_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_374_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_377_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_380_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_383_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_386_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_389_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_392_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_395_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o add 398 OUT> created at line 273.
Found 32-bit adder for signal <GND 11 o GND 11 o add 401 OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_404_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_407_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_410_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_413_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_416_OUT> created at line 273.
Found 32-bit adder for signal <GND 11 o GND 11 o add 419 OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_422_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_424_OUT> created at line 624. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_427_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_430_OUT> created at line 273.
Found 32-bit adder for signal <GND 11 o GND 11 o add 433 OUT> created at line 273.
Found 32-bit adder for signal <GND 11 o GND 11 o add 436 OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_439_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_442_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_445_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_448_OUT> created at line 273.
Found 32-bit adder for signal <GND 11 o GND 11 o add 451 OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_454_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_457_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_460_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_463_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_466_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_469_OUT> created at line 273.
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_472_OUT> created at line 273.
```

```
Found 32-bit adder for signal <GND_11_o_GND_11_o_add_478_OUT> created at line 273.
    Found 32-bit adder for signal <GND_11_o_GND_11_o_add_481_OUT> created at line 273.
    Found 32-bit adder for signal <GND 11 o GND 11 o add 484 OUT> created at line 273.
    Found 32-bit adder for signal <GND_11_o_GND_11_o_add_487_OUT> created at line 273.
    Found 32-bit adder for signal <GND_11_o_GND_11_o_add_490_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_493_OUT> created at line 273.
    Found 32-bit adder for signal <GND_11_o_GND_11_o_add_496_OUT> created at line 273.
    Found 32-bit adder for signal <GND_11_o_GND_11_o_add_499_OUT> created at line 273.
    Found 32-bit adder for signal <GND_11_o_GND_11_o_add_502_OUT> created at line 273.
    Found 32-bit adder for signal <GND_11_o_GND_11_o_add_505_OUT> created at line 273.
    Found 32-bit adder for signal <GND_11_o_GND_11_o_add_508_OUT> created at line 273. Found 32-bit adder for signal <GND_11_o_GND_11_o_add_511_OUT> created at line 273.
    Found 32-bit adder for signal <GND 11 o GND 11 o add 514 OUT> created at line 273.
    Found 32-bit adder for signal <GND 11 o GND 11 o add 517 OUT> created at line 273.
    Found 32-bit adder for signal <GND_11_o_GND_11_o_add_519_OUT> created at line 624.
    Found 8-bit subtractor for signal <GND 11 o GND 11 o sub 2 OUT<7:0>> created at
line 591.
    Found 8-bit subtractor for signal <GND_11_o_GND_11_o_sub_16_OUT<7:0>> created at
    Found 8-bit subtractor for signal <GND_11_o_GND_11_o_sub_30_OUT<7:0>> created at
line 591.
    Found 8-bit subtractor for signal <GND 11 o GND 11 o sub 43 OUT<7:0>> created at
line 591.
    Found 8-bit subtractor for signal <GND_11_o_GND_11_o_sub_57_OUT<7:0>> created at
line 591.
    Found 8-bit subtractor for signal <GND 11 o GND 11 o sub 71 OUT<7:0>> created at
line 591.
    Found 8-bit subtractor for signal <GND 11 o GND 11 o sub 85 OUT<7:0>> created at
line 591.
    Found 8-bit subtractor for signal <GND 11 o GND 11 o sub 99 OUT<7:0>> created at
line 591.
    Found 8-bit subtractor for signal <GND_11_o_GND_11_o_sub_113_OUT<7:0>> created at
    Found 8-bit subtractor for signal <GND_11_o_GND_11_o_sub_127_OUT<7:0>> created at
    Found 512x8-bit Read Only RAM for signal <BUS 0001 GND 11 o wide mux 3 OUT>
    Found 256x8-bit Read Only RAM for signal <BUS_0001_GND_11_o_wide_mux_5_OUT>
    Found 256x8-bit Read Only RAM for signal <BUS_0002_GND_11_o_wide_mux_8_OUT> Found 512x8-bit Read Only RAM for signal <BUS_0003_PWR_12_o_wide_mux_17_OUT>
    Found 256x8-bit Read Only RAM for signal <BUS 0003 GND 11 o wide mux 19 OUT>
    Found 256x8-bit Read Only RAM for signal <BUS 0004 PWR 12 o wide mux 22 OUT>
    Found 512x8-bit Read Only RAM for signal <BUS_0005_PWR_12_o_wide_mux_31_OUT>
    Found 256x8-bit Read Only RAM for signal <BUS_0006_PWR_12_o_wide_mux_36_OUT>Found 512x8-bit Read Only RAM for signal <BUS_0007_GND_11_o_wide_mux_44_OUT>
    Found 256x8-bit Read Only RAM for signal <BUS 0007 GND 11 o wide mux 46 OUT>
    Found 256x8-bit Read Only RAM for signal <BUS 0008 PWR 12 o wide mux 49 OUT>
    Found 512x8-bit Read Only RAM for signal <BUS_0009_GND_11_o_wide_mux_58_OUT>
    Found 256x8-bit Read Only RAM for signal <BUS_0009_GND_11_o_wide_mux_60_OUT>
    Found 256x8-bit Read Only RAM for signal <BUS_0010_PWR_12_o_wide_mux_63_OUT> Found 512x8-bit Read Only RAM for signal <BUS_0011_GND_11_o_wide_mux_72_OUT>
    Found 256x8-bit Read Only RAM for signal <BUS_0011_GND_11_o_wide_mux_74_OUT>
    Found 256x8-bit Read Only RAM for signal <BUS 0012 PWR 12 o wide mux 77 OUT>
    Found 512x8-bit Read Only RAM for signal <BUS_0013_GND_11_o_wide_mux_86_OUT>
    Found 256x8-bit Read Only RAM for signal <BUS_0013_GND_11_o_wide_mux_88_OUT>Found 256x8-bit Read Only RAM for signal <BUS_0014_PWR_12_o_wide_mux_91_OUT>
    Found 512x8-bit Read Only RAM for signal <BUS_0015_GND_11_o_wide_mux_100_OUT>
    Found 256x8-bit Read Only RAM for signal <BUS 0015 GND 11 o wide mux 102 OUT>
    Found 256x8-bit Read Only RAM for signal <BUS 0016 PWR 12 o wide mux 105 OUT>
    Found 512x8-bit Read Only RAM for signal <BUS_0017_GND_11_o_wide_mux_114_OUT>
Found 256x8-bit Read Only RAM for signal <BUS_0017_GND_11_o_wide_mux_116_OUT>
Found 256x8-bit Read Only RAM for signal <BUS_0018_PWR_12_o_wide_mux_119_OUT>
    Found 256x8-bit Read Only RAM for signal <BUS_0012_GND_11_o_wide_mux_125_OUT>
    Found 512x8-bit Read Only RAM for signal <BUS 0019 GND 11 o wide mux 128 OUT>
    Found 256x8-bit Read Only RAM for signal <BUS 0019 GND 11 o wide mux 130 OUT>
    Found 256x32-bit Read Only RAM for signal < n2126>
    Found 512x8-bit Read Only RAM for signal < n2639>
    Found 512x8-bit Read Only RAM for signal <_n3152>
    Found 512x8-bit Read Only RAM for signal < n3665>
    Found 512x8-bit Read Only RAM for signal < n4178>
    Found 256x24-bit Read Only RAM for signal <_n4435>
```

Found 32-bit adder for signal <GND 11 o GND 11 o add 475 OUT> created at line 273.

```
Found 512x8-bit Read Only RAM for signal < n5205>
   Found 512x8-bit Read Only RAM for signal < n5718>
   Found 512x8-bit Read Only RAM for signal < n6231>
   Found 256x16-bit Read Only RAM for signal <_n6488>
   Found 512x8-bit Read Only RAM for signal < n7001> Found 512x8-bit Read Only RAM for signal < n7514>
   Found 512x8-bit Read Only RAM for signal <_n8027>
   Found 256x8-bit Read Only RAM for signal < n8284>
   Summary:
      inferred 44 RAM(s).
      inferred 133 Adder/Subtractor(s).
      inferred 32 D-type flip-flop(s).
      inferred 117 Multiplexer(s).
Unit <RNS PSS module> synthesized.
HDL Synthesis Report
Macro Statistics
                                                     : 518
# RAMs
                                                     : 24
128x7-bit single-port Read Only RAM
256x16-bit single-port Read Only RAM
256x24-bit single-port Read Only RAM
                                                      : 1
256x32-bit single-port Read Only RAM
256x8-bit single-port Read Only RAM
                                                     : 132
 32x5-bit single-port Read Only RAM
 512x40-bit single-port Read Only RAM
                                                      : 344
 512x8-bit single-port Read Only RAM
64x6-bit single-port Read Only RAM
# Adders/Subtractors
                                                      : 573
 3-bit adder
32-bit adder
                                                      : 104
 4-bit adder
5-bit adder
                                                      : 6
6-bit adder
7-bit adder
                                                      : 24
 8-bit adder
                                                      : 66
8-bit subtractor
9-bit adder
                                                      : 346
# Registers
                                                      : 51
 32-bit register
                                                      : 50
8-bit register
# Multiplexers
                                                      : 117
1-bit 2-to-1 multiplexer
32-bit 2-to-1 multiplexer
                                                      : 100
 8-bit 2-to-1 multiplexer
                     Advanced HDL Synthesis
Synthesizing (advanced) Unit <PSS RNS module>.
INFO:Xst:3226 - The RAM <Mram_BUS_0124_GND_7_o_wide_mux_370_OUT> will be implemented
as a BLOCK RAM, absorbing the following register(s): <result 4>
   ______
   | ram_type
                 | Block
                                                            ______
    | Port A
        aspect ratio | 512-word x 8-bit
        mode | write-first

clkA | connected to signal <clock>

weA | connected to signal <GND>

addrA | connected to signal <n1210>

diA | connected to signal <GND>

doA | connected to signal <result<4>>
                                                          clkA
                                                            ______
    | optimization | speed
```

Found 256x8-bit Read Only RAM for signal < n4692>

 $\label{lock_ram_bus_0031_pwr_7_o_wide_mux_92_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <result_1>$

| ram_type | Block | |
|------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Port A aspect ratio mode clkA weA addrA diA doA | 512-word x 8-bit write-first connected to signal <clock> connected to signal <gnd> connected to signal <n0976> connected to signal <gnd> connected to signal <result<1>></result<1></gnd></n0976></gnd></clock> | |
| optimization | speed | |

 $\label{lock_ram_bus_0062_GND_7_owide_mux_185_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <result_2>$

| ram_type | Block | |
|------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|
| Port A aspect ratio mode clkA weA addrA diA doA | 512-word x 8-bit write-first connected to signal <clock> connected to signal <gnd> connected to signal <n1054> connected to signal <gnd> connected to signal <result<2>></result<2></gnd></n1054></gnd></clock> | |
| optimization | speed | |

INFO:Xst:3226 - The RAM <Mram_BUS_0093_PWR_7_o_wide_mux_278_OUT> will be implemented
as a BLOCK RAM, absorbing the following register(s): <result_3>

| ram_type | Block | |
|------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Port A aspect ratio mode clkA weA addrA diA doA | 512-word x 8-bit write-first connected to signal <clock> connected to signal <gnd> connected to signal <n1132> connected to signal <gnd> connected to signal <result<3>></result<3></gnd></n1132></gnd></clock> | |
| optimization | speed | |

 $\label{lock_ram_bus_0155_GND_7_owide_mux_463_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <result_5>$

| ram_type | Block | |
|------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---|
| Port A aspect ratio mode clkA weA addrA diA doA | 512-word x 8-bit write-first connected to signal <clock> connected to signal <gnd> connected to signal <n1288> connected to signal <gnd> connected to signal <result<5>></result<5></gnd></n1288></gnd></clock> | |
| optimization | speed | l |

| ram_type | Distributed | <u> </u> |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <n1138> connected to signal <gnd> connected to internal node</gnd></n1138></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_BUS_0014_PWR_7_o_wide_mux_58_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | 1 1 |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 128-word x 7-bit connected to signal <gnd> connected to signal <n0925> connected to signal <gnd> connected to internal node</gnd></n0925></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram__ n1801> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 40-bit connected to signal <gnd> connected to signal <n0922> connected to signal <gnd> connected to internal node</gnd></n0922></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_BUS_0012_PWR_7_o_wide_mux_54_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| - | | | | | | | - |
|---|--------------|---|---------------------|-----------------|--|------|---|
| | ram_type | 1 | Distributed | | | | |
| | Port A | | | | | | |
| | aspect ratio | | 512-word x 8-bit | | | | |
| | weA | | connected to signal | <gnd></gnd> | | high | |
| | addrA | | connected to signal | <n0919></n0919> | | | |

| diA | connected | to | signal <gnd></gnd> | I |
|-------|-----------|----|--------------------|---|
| l doA | connected | to | internal node | I |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0043_PWR_7_o_wide_mux_147_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

| ram_type | Distributed | 1 1 |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| Port A aspect ratio weA addrA diA doA | 128-word x 7-bit connected to signal <gnd> connected to signal <n1012> connected to signal <gnd> connected to internal node</gnd></n1012></gnd> | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0074_PWR_7_o_wide_mux_240_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1090> connected to signal <gnd> connected to internal node</gnd></n1090></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0105_PWR_7_o_wide_mux_332_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|
| Port A aspect ratio weA addrA diA doA | 128-word x 7-bit connected to signal <gnd> connected to signal <n1168> connected to signal <gnd> connected to internal node</gnd></n1168></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM RAM Mram_BUS_0136_PWR_7_o_wide_mux_425_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 128-word x 7-bit connected to signal <gnd> connected to signal <n1246> connected to signal <gnd> connected to internal node</gnd></n1246></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_BUS_0011_PWR_7_o_wide_mux_52_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM

resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0916> connected to signal <gnd> connected to internal node</gnd></n0916></gnd> | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0042_GND_7_o_wide_mux_145_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0073_GND_7_o_wide_mux_238_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <n1087> connected to signal <gnd> connected to internal node</gnd></n1087></gnd> | high |

| ram_type | Distributed | l l |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1165> connected to signal <gnd> connected to internal node</gnd></n1165></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0135_GND_7_o_wide_mux_423_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | 1 |
|--------------|------------------|---|
| | | |
| Port A | | 1 |
| aspect ratio | 512-word x 8-bit | 1 |

| weA | connected to signal <gnd></gnd> | high | - 1 |
|-------|-------------------------------------|------|-----|
| addrA | connected to signal <n1243></n1243> | | - 1 |
| diA | connected to signal <gnd></gnd> | | - 1 |
| doA | connected to internal node | | |
| | | | |

INFO:Xst:3218 - HDL ADVISOR - The RAM will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1006> connected to signal <gnd> connected to internal node</gnd></n1006></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0072_GND_7_o_wide_mux_236_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|--|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <n1084> connected to signal <gnd> connected to internal node</gnd></n1084></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM RAM Sus_0103_GND_7_o_wide_mux_328_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1162> connected to signal <gnd> connected to internal node</gnd></n1162></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM < Mram_BUS_0134_GND_7_o_wide_mux_421_OUT> will be implemented on LUTs either because you have described an asynchronous read or because

of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_BUS_0009_GND_7_o_wide_mux_48_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0040_GND_7_o_wide_mux_141_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <n1003> connected to signal <gnd> connected to internal node</gnd></n1003></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Ram BUS_0071_GND_7_o_wide_mux_234_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | l l |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <n1081> connected to signal <gnd> connected to internal node</gnd></n1081></gnd> | high |

| ram_type | Distributed | 1 |
|----------|-------------|---|
| | | |

| Port A | | | |
|------------|-------------------------------------|------|--|
| aspect rat | io 512-word x 8-bit | | |
| weA | connected to signal <gnd></gnd> | high | |
| addrA | connected to signal <n1159></n1159> | | |
| diA | connected to signal <gnd></gnd> | | |
| doA | connected to internal node | | |
| | | | |

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1237> connected to signal <gnd> connected to internal node</gnd></n1237></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0907> connected to signal <gnd> connected to internal node</gnd></n0907></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0039_GND_7_o_wide_mux_139_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| | | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|--|
| ram_type | Distributed | | |
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <n1000> connected to signal <gnd> connected to internal node</gnd></n1000></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Ram = BUS_0070_PWR_7_o_wide_mux_232_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 64-word x 6-bit connected to signal <gnd> connected to signal <n1078> connected to signal <gnd> connected to internal node</gnd></n1078></gnd> | high | |

| ram_type | Distributed | l l |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <n1156> connected to signal <gnd> connected to internal node</gnd></n1156></gnd> | |

| ram_type | Distributed | | I |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|---|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <n1234> connected to signal <gnd> connected to internal node</gnd></n1234></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_BUS_0007_GND_7_o_wide_mux_44_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <n0904> connected to signal <gnd> connected to internal node</gnd></n0904></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0038_GND_7_o_wide_mux_137_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0997> connected to signal <gnd> connected to internal node</gnd></n0997></gnd> | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0069_GND_7_o_wide_mux_230_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | I | |
|----------------------------------------------|-------------------------------------------------------------------------------------------------|----------------|----------------|
| Port A aspect ratio weA addrA | 256-word x 8-bit connected to signal <gnd> connected to signal <n1075></n1075></gnd> | high | |
| diA doA | connected to signal <gnd> connected to internal node</gnd> | | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0100_PWR_7_o_wide_mux_322_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Port A aspect ratio weA addrA diA doA | 128-word x 7-bit connected to signal <gnd> connected to signal <n1153> connected to signal <gnd> connected to internal node</gnd></n1153></gnd> | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0131_GND_7_o_wide_mux_415_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | <u> </u> | |
|--------------|-------------------------------------|----------|--|
| Port A | | | |
| POPL A | | | |
| aspect ratio | 512-word x 8-bit | | |
| weA | connected to signal <gnd></gnd> | high | |
| addrA | connected to signal <n1231></n1231> | | |
| diA | connected to signal <gnd></gnd> | | |
| l doA | connected to internal node | | |
| | | | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0006_PWR_7_o_wide_mux_42_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 128-word x 7-bit connected to signal <gnd> connected to signal <n0901> connected to signal <gnd> connected to internal node</gnd></n0901></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0037_GND_7_o_wide_mux_135_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | 1 | |
|--------------|-------------------------------------|------|---|
| Port A | | | |
| aspect ratio | 512-word x 8-bit | | |
| weA | connected to signal <gnd></gnd> | high | |
| addrA | connected to signal <n0994></n0994> | | - |
| diA | connected to signal <gnd></gnd> | | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0068_GND_7_o_wide_mux_228_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | l l |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <n1072> connected to signal <gnd> connected to internal node</gnd></n1072></gnd> | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Ram BUS_0099_GND_7_o_wide_mux_320_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1150> connected to signal <gnd> connected to internal node</gnd></n1150></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0130_GND_7_o_wide_mux_413_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1228> connected to signal <gnd> connected to internal node</gnd></n1228></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mill be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <n0898> connected to signal <gnd> connected to internal node</gnd></n0898></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM mill be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM

resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0991> connected to signal <gnd> connected to internal node</gnd></n0991></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0067_PWR_7_o_wide_mux_226_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0098_GND_7_o_wide_mux_318_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | 1 1 |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1147> connected to signal <gnd> connected to internal node</gnd></n1147></gnd> | high |

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1225> connected to signal <gnd> connected to internal node</gnd></n1225></gnd> | high |

| - | | | | • |
|---|--------------|------------------|------|---|
| 1 | ram_type | Distributed | 1 1 | |
| 1 | Port A | | | |
| | aspect ratio | 128-word x 7-bit | | |

| weA | connected to signal <gnd></gnd> | high | - 1 |
|-------|-------------------------------------|------|-----|
| addrA | connected to signal <n0895></n0895> | | 1 |
| diA | connected to signal <gnd></gnd> | | 1 |
| doA | connected to internal node | | - 1 |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0035_GND_7_o_wide_mux_131_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0988> connected to signal <gnd> connected to internal node</gnd></n0988></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM RAM Sus_0066_PWR_7_o_wide_mux_224_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | l l |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1066> connected to signal <gnd> connected to internal node</gnd></n1066></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0097_GND_7_o_wide_mux_316_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|------|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <n1144> connected to signal <gnd> connected to internal node</gnd></n1144></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM RAM Sus_0128_GND_7_o_wide_mux_409_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|--------------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1222> connected to signal <gnd> connected to internal node</gnd></n1222></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0003_GND_7_o_wide_mux_36_OUT> will be implemented on LUTs either because you have described an asynchronous read or because

of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|-----------|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <n0892> connected to signal <gnd> connected to internal node</gnd></n0892></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0034_GND_7_o_wide_mux_129_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0985> connected to signal <gnd> connected to internal node</gnd></n0985></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0065_GND_7_o_wide_mux_222_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <n1063> connected to signal <gnd> connected to internal node</gnd></n1063></gnd> | high |

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1141> connected to signal <gnd> connected to internal node</gnd></n1141></gnd> | high |

| ram_type | Distributed | 1 |
|----------|-------------|---|
| | | |

| Port A | | | |
|--------------|-------------------------------------|------|--|
| aspect ratio | 256-word x 8-bit | | |
| weA | connected to signal <gnd></gnd> | high | |
| addrA | connected to signal <n1219></n1219> | | |
| diA | connected to signal <gnd></gnd> | | |
| doA | connected to internal node | | |
| | | | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mill be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0033_GND_7_o_wide_mux_127_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <n0982> connected to signal <gnd> connected to internal node</gnd></n0982></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0064_PWR_7_o_wide_mux_220_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1060> connected to signal <gnd> connected to internal node</gnd></n1060></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Ram = BUS_0126_GND_7_o_wide_mux_405_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1216> connected to signal <gnd> connected to internal node</gnd></n1216></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0032_GND_7_o_wide_mux_125_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

| ram_type | Distributed | | I |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|---|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0979> connected to signal <gnd> connected to internal node</gnd></n0979></gnd> | high | |

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <n1057> connected to signal <gnd> connected to internal node</gnd></n1057></gnd> | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0125_GND_7_o_wide_mux_403_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1213> connected to signal <gnd> connected to internal node</gnd></n1213></gnd> | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0110_GND_7_o_wide_mux_342_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | l | 1 |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|---|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1171> connected to signal <gnd> connected to internal node</gnd></n1171></gnd> | high | |
| | | | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mill be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 64-word x 6-bit connected to signal <gnd> connected to signal <n0955> connected to signal <gnd> connected to internal node</gnd></n0955></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0023_PWR_7_o_wide_mux_76_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | l | |
|-------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|----------------|--|
| Port A aspect ratio weA addrA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0952> connected to signal <gnd></gnd></n0952></gnd> | high | |
| doA | connected to internal node | | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0054_GND_7_o_wide_mux_169_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1033> connected to signal <gnd> connected to internal node</gnd></n1033></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0085_PWR_7_o_wide_mux_262_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | I |
|--------------|-------------------------------------|------|---|
| Port A | | | 1 |
| aspect ratio | 512-word x 8-bit | | |
| weA | connected to signal <gnd></gnd> | high | |
| addrA | connected to signal <n1111></n1111> | 1 | |
| diA | connected to signal <gnd></gnd> | 1 | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0116_GND_7_o_wide_mux_354_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | 1 1 |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1189> connected to signal <gnd> connected to internal node</gnd></n1189></gnd> | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0147_GND_7_o_wide_mux_447_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1267> connected to signal <gnd> connected to internal node</gnd></n1267></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_BUS_0022_PWR_7_o_wide_mux_74_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0949> connected to signal <gnd> connected to internal node</gnd></n0949></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0053_GND_7_o_wide_mux_167_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1030> connected to signal <gnd> connected to internal node</gnd></n1030></gnd> | high |

resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | ı | _ I |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1108> connected to signal <gnd> connected to internal node</gnd></n1108></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0115_GND_7_o_wide_mux_352_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0146_GND_7_o_wide_mux_445_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1264> connected to signal <gnd> connected to internal node</gnd></n1264></gnd> | |

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0946> connected to signal <gnd> connected to internal node</gnd></n0946></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0052_GND_7_o_wide_mux_165_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| 1 | ram_type | Distributed | | 1 |
|------|---------------------|------------------|---|---|
| | Port A aspect ratio | 512-word x 8-bit | 1 | |

| weA | connected to : | signal <gnd></gnd> | high |
|-------|----------------|------------------------|------|
| addrA | connected to | signal <n1027></n1027> | |
| diA | connected to : | signal <gnd></gnd> | |
| doA | connected to | internal node | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0083_PWR_7_o_wide_mux_258_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1105> connected to signal <gnd> connected to internal node</gnd></n1105></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM RAM Sus_0114_GND_7_o_wide_mux_350_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1183> connected to signal <gnd> connected to internal node</gnd></n1183></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0145_GND_7_o_wide_mux_443_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1261> connected to signal <gnd> connected to internal node</gnd></n1261></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0020_PWR_7_o_wide_mux_70_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0943> connected to signal <gnd> connected to internal node</gnd></n0943></gnd> | high | |

 $INFO:Xst:3218 - HDL \ ADVISOR - The \ RAM < Mram_BUS_0051_GND_7_o_wide_mux_163_OUT> \ will be implemented on LUTs either because you have described an asynchronous read or because$

of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0082_PWR_7_o_wide_mux_256_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0113_GND_7_o_wide_mux_348_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_BUS_0019_PWR_7_o_wide_mux_68_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | 1 |
|----------|-------------|---|
| | | |

| Port A | | | |
|--------------|-------------------------------------|------|-----|
| aspect ratio | 512-word x 8-bit | 1 | |
| weA | connected to signal <gnd></gnd> | high | |
| addrA | connected to signal <n0940></n0940> | 1 | |
| diA | connected to signal <gnd></gnd> | 1 | - 1 |
| doA | connected to internal node | | |
| | | | |

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1021> connected to signal <gnd> connected to internal node</gnd></n1021></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0081_PWR_7_o_wide_mux_254_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

| ram_type | Distributed | l I |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1099> connected to signal <gnd> connected to internal node</gnd></n1099></gnd> | high |

| | | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|--|
| ram_type | Distributed | | |
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1177> connected to signal <gnd> connected to internal node</gnd></n1177></gnd> | high | |

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1255> connected to signal <gnd> connected to internal node</gnd></n1255></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Ram BUS_0049_GND_7_o_wide_mux_159_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0080_PWR_7_o_wide_mux_252_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0111_GND_7_o_wide_mux_344_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM mux_437_OUT will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | I | |
|-------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|----------------|---------------------|
| Port A aspect ratio weA addrA diA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1252> connected to signal <gnd></gnd></n1252></gnd> | high | |
| doA | connected to internal node | | I |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0017_GND_7_o_wide_mux_64_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | l l |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <n0934> connected to signal <gnd> connected to internal node</gnd></n0934></gnd> | high |
| | | |

INFO:Xst:3218 - HDL ADVISOR - The RAM mux_157_OUT will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1015> connected to signal <gnd> connected to internal node</gnd></n1015></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0079_PWR_7_o_wide_mux_250_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1093> connected to signal <gnd> connected to internal node</gnd></n1093></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0141_GND_7_o_wide_mux_435_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | I | I |
|--------------|-------------------------------------|------|---|
| Port A | | | |
| aspect ratio | 512-word x 8-bit | | |
| weA | connected to signal <gnd></gnd> | high | |
| addrA | connected to signal <n1249></n1249> | 1 | |
| diA | connected to signal <gnd></gnd> | 1 | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0118_GND_7_o_wide_mux_358_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1192> connected to signal <gnd> connected to internal node</gnd></n1192></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0967> connected to signal <gnd> connected to internal node</gnd></n0967></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0059_GND_7_o_wide_mux_179_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1045> connected to signal <gnd> connected to internal node</gnd></n1045></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0090_PWR_7_o_wide_mux_272_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1123> connected to signal <gnd> connected to internal node</gnd></n1123></gnd> | high |

resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | l | 1 |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|---|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1201> connected to signal <gnd> connected to internal node</gnd></n1201></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0152_GND_7_o_wide_mux_457_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_BUS_0027_PWR_7_o_wide_mux_84_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0964> connected to signal <gnd> connected to internal node</gnd></n0964></gnd> | |

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|--|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1042> connected to signal <gnd> connected to internal node</gnd></n1042></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0089_PWR_7_o_wide_mux_270_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | 1 |
|--------------|------------------|---|
| | | |
| Port A | | 1 |
| aspect ratio | 512-word x 8-bit | 1 |

| weA | connected t | .0 | signal | <gnd></gnd> | high | |
|-------|-------------|----|---------|-----------------|------|--|
| addrA | connected t | .0 | signal | <n1120></n1120> | | |
| diA | connected t | .0 | signal | <gnd></gnd> | | |
| doA | connected t | .0 | interna | al node | | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0120_GND_7_o_wide_mux_362_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1198> connected to signal <gnd> connected to internal node</gnd></n1198></gnd> | high |

| ram_type | Distributed | l l |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1276> connected to signal <gnd> connected to internal node</gnd></n1276></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_BUS_0026_PWR_7_o_wide_mux_82_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0961> connected to signal <gnd> connected to internal node</gnd></n0961></gnd> | high |

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|--|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1039> connected to signal <gnd> connected to internal node</gnd></n1039></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_BUS_0088_PWR_7_o_wide_mux_268_OUT> will be implemented on LUTs either because you have described an asynchronous read or because

of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1117> connected to signal <gnd> connected to internal node</gnd></n1117></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0119_GND_7_o_wide_mux_360_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1195> connected to signal <gnd> connected to internal node</gnd></n1195></gnd> | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0150_GND_7_o_wide_mux_453_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1273> connected to signal <gnd> connected to internal node</gnd></n1273></gnd> | high |

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0958> connected to signal <gnd> connected to internal node</gnd></n0958></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0056_GND_7_o_wide_mux_173_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | 1 |
|----------|-------------|---|
| | | |

| Port A | | | |
|--------------|-------------------------------------|------|--|
| aspect ratio | 512-word x 8-bit | | |
| weA | connected to signal <gnd></gnd> | high | |
| addrA | connected to signal <n1036></n1036> | | |
| diA | connected to signal <gnd></gnd> | | |
| doA | connected to internal node | | |
| | | | |

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1114> connected to signal <gnd> connected to internal node</gnd></n1114></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0149_GND_7_o_wide_mux_451_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

| ram_type | Distributed | Ι | 1 |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1270> connected to signal <gnd> connected to internal node</gnd></n1270></gnd> | high | |

| ram_type | Distributed | l | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1204> connected to signal <gnd> connected to internal node</gnd></n1204></gnd> | high | |

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0973> connected to signal <gnd> connected to internal node</gnd></n0973></gnd> | high | |

| ram_type | Distributed | 1 1 |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1051> connected to signal <gnd> connected to internal node</gnd></n1051></gnd> | |

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1129> connected to signal <gnd> connected to internal node</gnd></n1129></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0123_GND_7_o_wide_mux_368_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1207> connected to signal <gnd> connected to internal node</gnd></n1207></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0154_GND_7_o_wide_mux_461_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1285> connected to signal <gnd> connected to internal node</gnd></n1285></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_BUS_0029_PWR_7_o_wide_mux_88_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | <u> </u> | |
|-------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|----------------|---------------------|
| Port A aspect ratio weA addrA diA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0970> connected to signal <gnd></gnd></n0970></gnd> | high | |
| doA | connected to internal node | | |

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_BUS_0060_GND_7_o_wide_mux_181_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1048> connected to signal <gnd> connected to internal node</gnd></n1048></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram BUS 0091 PWR 7 o wide mux 274 OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1126> connected to signal <gnd> connected to internal node</gnd></n1126></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM < Mram BUS 0153 GND 7 o wide mux 459 OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1282> connected to signal <gnd> connected to internal node</gnd></n1282></gnd> | high | |

Unit <PSS RNS module> synthesized (advanced).

Synthesizing (advanced) Unit <RNS_ALU_add>. INFO:Xst:3226 - The RAM <Mram_BUS_0001_PWR_8_o_wide_mux_1_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <result 1>

| | ram_type | Block | | - |
|-----------|-------------------------------|----------------------------------------------------------------------------|-----------------|-----------------|
| | Port A aspect ratio mode clkA | 512-word x 8-bit write-first connected to signal <clock></clock> | rise | _ |
| | weA addrA | connected to signal <gnd> connected to signal <n0042></n0042></gnd> | high | |

```
| connected to signal <GND>
                   | connected to signal <result<1>>>
       Aob
   | optimization | speed
INFO:Xst:3226 - The RAM <Mram_BUS_0002_GND_8_o_wide_mux_3_OUT> will be implemented as
a BLOCK RAM, absorbing the following register(s): <result 2>
   | ram_type
              | Block
   | Port A
       aspect ratio | 512-word x 8-bit
mode | write-first
      mode | write-first

clkA | connected to signal <clock>

weA | connected to signal <GND>

addrA | connected to signal <n0045>

diA | connected to signal <GND>

doA | connected to signal <result<2>>
                                                 l rise
      addrA
   ______
   | optimization
                  | speed
                                                  ______
{\tt INFO:Xst:3226-The\ RAM\ <Mram\_BUS\_0004\_GND\_8\_o\_wide\_mux\_7\_OUT>\ will\ be\ implemented\ as}
a BLOCK RAM, absorbing the following register(s): <result 4>
   _____
              | Block
   | ram type
                                                 ______
   I Port. A
      aspect ratio | 512-word x 8-bit
       mode
                   | write-first
                  | connected to signal <clock>
       clkA
                                                  | rise
                   | connected to signal <GND>
                                                 | high
      addrA
                  | connected to signal <n0051>
       diA
                  | connected to signal <GND>
| connected to signal <result<4>>>
   | optimization | speed
a BLOCK RAM, absorbing the following register(s): <result 3>
                | Block
   | ram_type
   _____
   | Port A
     aspect ratio | 512-word x 8-bit
            mode
       clkA
                   | connected to signal <GND>
      weA
                                                 | high
                  | connected to signal <n0048>
| connected to signal <GND>
      addrA
       diA
                   | connected to signal <result<3>>
   ______
                   | speed
   | optimization
INFO:Xst:3226 - The RAM <Mram BUS 0005 GND 8 o wide mux 9 OUT> will be implemented as
a BLOCK RAM, absorbing the following register(s): <result 5>
   aspect ratio | 512-word x 8-bit
       mode | write-first clkA | connected to signal <clock>
                                                  | rise
                   | connected to signal <GND>
       weA
                                                  l hiah
      addrA
                   | connected to signal <n0054>
              | connected to signal <GND>
| connected to signal <result<5>>
      diA
                   _____
   | optimization | speed
```

Unit <RNS_ALU_add> synthesized (advanced).

```
Synthesizing (advanced) Unit <RNS ALU mul>.
INFO:Xst:3226 - The RAM <Mram_BUS_0001_GND_9_o_wide_mux_6_OUT> will be implemented as
a BLOCK RAM, absorbing the following register(s): <result_1>
   ______
             | Block
   | ram_type
                                                   | Port A
      aspect ratio | 256-word x 8-bit
             | write-first
| connected to signal <clock>
       clkA
                                                   | rise
                   | connected to signal <GND>
| connected to signal <_n0667>
| connected to signal <GND>
       weA
                                                   | high
       addrA
       diA
                   | connected to signal <result<1>>
       doA
       dorstA
                   | connected to signal <GND 9 o op1[1][7] equal 1 o 0> | high
| 00000000
   | reset value
   ______
                   | speed
   | optimization
INFO: Xst: 3226 - The RAM < Mram BUS 0002 GND 9 o wide mux 23 OUT> will be implemented as
a BLOCK RAM, absorbing the following register(s): <result 2>
   aspect ratio | 256-word x 8-bit
       mode | write-first clkA | connected to signal <clock>
                                                    | rise
                   | connected to signal <GND>
       weA
                                                    | hiah
       addrA
                   | connected to signal < n1180>
       diA
doA
                   | connected to signal <GND>
                   doA
dorstA
| reset value
                 | 00000000
   ______
   | optimization | speed
                                                   INFO:Xst:3226 - The RAM <Mram BUS 0004 PWR 9 o wide mux 57 OUT> will be implemented as
a BLOCK RAM, absorbing the following register(s): <result 4>
   ______
              | Block
   | ram type
                                                   aspect ratio | 256-word x 8-bit
       mode
                    | write-first
                    | connected to signal <clock> | rise
       clkA
                    | connected to signal <GND>
       weA
                                                   | high
                   | connected to signal <_n2206>
| connected to signal <GND>
| connected to signal <result<4>>
       addrA
       diA
doA
                   | connected to signal <GND 9 o op1[4][7] equal 52 o 0> | high
                   | 00000000
   I reset value
   | optimization | speed
INFO:Xst:3226 - The RAM <Mram BUS 0003 PWR 9 o wide mux 40 OUT> will be implemented as
a BLOCK RAM, absorbing the following register(s): <result 3>
   ______
                   | Block
   | ram type
      aspect ratio | 256-word x 8-bit
       mode | write-first
clkA | connected to signal <clock>
weA | connected to signal <GND>
       weA
                                                    l hiah
                   | connected to signal < n1693>
       addrA
       diA
                    | connected to signal <GND>
       Aob
                    | connected to signal <result<3>>
```

```
| connected to signal <GND 9 o op1[3][7] equal 35 o 0> | high
   ______
   | optimization | speed
   INFO:Xst:3226 - The RAM <Mram BUS 0005 PWR 9 o wide mux 74 OUT> will be implemented as
a BLOCK RAM, absorbing the following register(s): <result 5>
   ______
               | Block
   | ram type
   I Port. A
      aspect ratio | 256-word x 8-bit
       mode
                    | write-first
                    | connected to signal <clock>
                                                    | rise
       clkA
       weA
                    | connected to signal <GND>
                                                    | high
                    | connected to signal <_n2719>
| connected to signal <GND>
       addrA
       diA
doA
                    | connected to signal <result<5>>
                    | connected to signal <GND 9 o op1[5][7] equal 69 o 0> | high
                   | 00000000
   | reset value
   | optimization | speed
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram op1[1][7] GND 9 o wide mux 2 OUT> will be
implemented on LUTs either because you have described an asynchronous read or because
of currently unsupported block RAM features. If you have described an asynchronous
read, making it synchronous would allow you to take advantage of available block RAM
resources, for optimized device usage and improved timings. Please refer to your
documentation for coding guidelines.
   ______
   | ram type | Distributed
   _____
             _____
   I Port A
       aspect ratio | 256-word x 8-bit
       weA | connected to signal <GND> | high addrA | connected to signal <op1<1>> | diA | connected to signal <GND> | doA | connected to internal node
INFO: Xst: 3218 - HDL ADVISOR - The RAM < Mram op1[2][7] GND 9 o wide mux 19 OUT> will be
implemented on LUTs either because you have described an asynchronous read or because
of currently unsupported block RAM features. If you have described an asynchronous
read, making it synchronous would allow you to take advantage of available block RAM
resources, for optimized device usage and improved timings. Please refer to your
documentation for coding guidelines.
   ______
              | Distributed
   | ram_type
                                                    | Port A
      aspect ratio | 256-word x 8-bit
       weA | connected to signal <GND>
addrA | connected to signal <opt>diA | connected to signal <GND>
       addrA
       diA
doA
                    | connected to internal node
   ______
INFO: Xst: 3218 - HDL ADVISOR - The RAM < Mram op1[3][7] GND 9 o wide mux 36 OUT> will be
implemented on LUTs either because you have described an asynchronous read or because
of currently unsupported block RAM features. If you have described an asynchronous
read, making it synchronous would allow you to take advantage of available block RAM
resources, for optimized device usage and improved timings. Please refer to your
documentation for coding guidelines.
   ______
```

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_op1[4][7]_GND_9_o_wide_mux_53_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | l l |
|----------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <op1<4>> connected to signal <gnd> connected to internal node</gnd></op1<4></gnd> | |

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_op1[5][7]_GND_9_o_wide_mux_70_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <op1<5>> connected to signal <gnd> connected to internal node</gnd></op1<5></gnd> | |

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_op2[1][7]_GND_9_o_wide_mux_3_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|--|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <op2<1>> connected to signal <gnd> connected to internal node</gnd></op2<1></gnd> | high | |

INFO: Xst: 3218 - HDL ADVISOR - The RAM < Mram_op2[2][7]_GND_9_o_wide_mux_20_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | l | |
|----------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|--|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <op2<2>> connected to signal <gnd> connected to internal node</gnd></op2<2></gnd> | high | |

INFO: Xst: 3218 - HDL ADVISOR - The RAM < Mram op2[3][7] GND 9 o wide mux 37 OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM

resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | I |
|---------------------------------------------------|---|
| Port A | |
| aspect ratio 256-word x 8-bit | |
| weA connected to signal <gnd> high</gnd> | - |
| addrA connected to signal <op2<3>> </op2<3> | 1 |
| diA connected to signal <gnd> </gnd> | 1 |
| doA connected to internal node | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_op2[4][7]_GND_9_o_wide_mux_54_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <op2<4>> connected to signal <gnd> connected to internal node</gnd></op2<4></gnd> | high |

| ram_type | Distributed | |
|----------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <op2<5>> connected to signal <gnd> connected to internal node</gnd></op2<5></gnd> | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_ n0667> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | 1 1 |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0102> connected to signal <gnd> connected to internal node</gnd></n0102></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram__ n1180> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| 1 | ram_type | | Distributed | l | 1 |
|---|---------------------|---|------------------|---|---|
| | Port A aspect ratio | 1 | 512-word x 8-bit | | |

| weA | connected to signal <gnd></gnd> | high | |
|-------|-------------------------------------|------|-----|
| addrA | connected to signal <n0105></n0105> | | |
| diA | connected to signal <gnd></gnd> | | 1 |
| doA | connected to internal node | 1 | - 1 |
| | | | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram__ n1693> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0108> connected to signal <gnd> connected to internal node</gnd></n0108></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram__ n2206> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0111> connected to signal <gnd> connected to internal node</gnd></n0111></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_ n2719> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0114> connected to signal <gnd> connected to internal node</gnd></n0114></gnd> | high |

Unit <RNS ALU mul> synthesized (advanced).

Synthesizing (advanced) Unit <RNS PSS module>.

| ram_type | Distributed | | |
|-------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------|----------------|---------------------|
| Port A aspect ratio weA addrA diA | 256-word x 32-bit connected to signal <gnd> connected to signal <a<1>> connected to signal <gnd></gnd></a<1></gnd> | high | |
| doA | connected to internal node | | |

| ram_type | Distributed | 1 1 |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0976> connected to signal <gnd> connected to internal node</gnd></n0976></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0003_PWR_12_o_wide_mux_17_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0981> connected to signal <gnd> connected to internal node</gnd></n0981></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM RAM Sus_0007_GND_11_o_wide_mux_44_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0990> connected to signal <gnd> connected to internal node</gnd></n0990></gnd> | high |

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|--|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1005> connected to signal <gnd> connected to internal node</gnd></n1005></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0007_GND_11_o_wide_mux_46_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0013_GND_11_o_wide_mux_88_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram__ n4435 will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | 1 |
|----------|-------------|---|
| | | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram__ n3152> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0978> connected to signal <gnd> connected to internal node</gnd></n0978></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_ n2639> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | _ |
|--------------|-------------------------------------|------|---|
| Port A | | | |
| aspect ratio | 512-word x 8-bit | | |
| weA | connected to signal <gnd></gnd> | high | |
| addrA | connected to signal <n0983></n0983> | | |
| diA | connected to signal <gnd></gnd> | | |
| doA | connected to internal node | I | |

INFO:Xst:3218 - HDL ADVISOR - The RAM <mram_ n3665> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0992> connected to signal <gnd> connected to internal node</gnd></n0992></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram__ n4178> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | - |
|----------------------------------------------|-------------------------------------------------------------------------------------------------|--------------|-----------------|
| Port A aspect ratio weA addrA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1007></n1007></gnd> | high | - |
| diA | connected to signal <gnd></gnd> | | I |
| doA | connected to internal node | | |

| ram_type | Distributed | |
|----------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <_n3152> connected to signal <gnd> connected to internal node</gnd></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0005_PWR_12_o_wide_mux_31_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0986> connected to signal <gnd> connected to internal node</gnd></n0986></gnd> | high |

| ram_type | Distributed | l | |
|----------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|--|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <_n2639> connected to signal <gnd> connected to internal node</gnd></gnd> | high | |

| ram_type | Distributed | | - |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0995> connected to signal <gnd> connected to internal node</gnd></n0995></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM RAM BUS_0008_PWR_12_o_wide_mux_49_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | <u> </u> |
|----------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <_n3665> connected to signal <gnd> connected to internal node</gnd></gnd> | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0015_GND_11_o_wide_mux_100_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1010> connected to signal <gnd> connected to internal node</gnd></n1010></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0014_PWR_12_o_wide_mux_91_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | 1 1 |
|----------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <_n4178> connected to signal <gnd> connected to internal node</gnd></gnd> | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram__ n4692> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_BUS_0009_GND_11_o_wide_mux_60_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| - | ram_type | | Distributed | | | | | |
|---|--------------|--|---------------------|-------------|------|---|--|--|
| - | | | | | | _ | | |
| | Port A | | | | | | | |
| | aspect ratio | | 256-word x 8-bit | | | | | |
| - | weA | | connected to signal | <gnd></gnd> | high | 1 | | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0015_GND_11_o_wide_mux_102_OUT> will
be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram__ n5205 will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram___n6488> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram__ n5718> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n0997> connected to signal <gnd> connected to internal node</gnd></n0997></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram___n6231> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

| ram_type Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1012> connected to signal <gnd> connected to internal node</gnd></n1012></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM RAM BUS_0006_PWR_12_o_wide_mux_36_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | | | |
|----------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|---------------------|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <_n5205> connected to signal <gnd> connected to internal node</gnd></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0011_GND_11_o_wide_mux_72_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1000> connected to signal <gnd> connected to internal node</gnd></n1000></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0010_PWR_12_o_wide_mux_63_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | l |
|----------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <_n5718> connected to signal <gnd> connected to internal node</gnd></gnd> | high |

| ram_type | Distributed | | I |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|--------------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1015> connected to signal <gnd> connected to internal node</gnd></n1015></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0016_PWR_12_o_wide_mux_105_OUT> will
be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | | |
|----------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <_n6231> connected to signal <gnd> connected to internal node</gnd></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mill be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_BUS_0017_GND_11_o_wide_mux_116_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram_BUS_0012_GND_11_o_wide_mux_125_OUT> will
be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| _ | | | | - |
|---|--------------|---------------------------------|------|---|
| - | ram_type | Distributed | 1 | |
| Ī | Port A | | | - |
| | aspect ratio | 256-word x 8-bit | | |
| - | weA | connected to signal <gnd></gnd> | high | |

| ı | | addrA | | connected to signal | <pre>L <bus_0012_gn< pre=""></bus_0012_gn<></pre> | D_11_o_mux_ | 78_OUT> |
|---|------|------------|--|-----------------------------------------|---------------------------------------------------|-------------|---------|
| ' | | diA doA | | connected to signal connected to intern | | | |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram__ n7001> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

| ram_type | Distributed | l l |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1002> connected to signal <gnd> connected to internal node</gnd></n1002></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Mram__ n7514> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | l I |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1017> connected to signal <gnd> connected to internal node</gnd></n1017></gnd> | high |

INFO:Xst:3218 - HDL ADVISOR - The RAM Kmram_BUS_0012_PWR_12_o_wide_mux_77_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|--------------------------|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <_n7001> connected to signal <gnd> connected to internal node</gnd></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM RAM Mram_BUS_0019_GND_11_o_wide_mux_128_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|--|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1020> connected to signal <gnd> connected to internal node</gnd></n1020></gnd> | high | |

because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram type | Distributed _____ I Port A aspect ratio | 256-word x 8-bit weA | connected to signal <GND> | high addrA | connected to signal <_n7514> | diA | connected to signal <GND> | doA | connected to internal node diA doA

·

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram BUS 0019 GND 11 o wide mux 130 OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

______ l Port. A aspect ratio | 256-word x 8-bit weA | connected to signal <GND> | high | addrA | connected to signal <BUS_0019_GND_11_o_wide_mux_128_OUT> | | connected to signal <GND>
| connected to internal node diA doA ______

because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

| ram_type | Distributed | | |
|----------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|--|
| Port A aspect ratio weA addrA diA doA | 512-word x 8-bit connected to signal <gnd> connected to signal <n1022> connected to signal <gnd> connected to internal node</gnd></n1022></gnd> | high | |

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram n8284> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

| ram_type | Distributed | |
|----------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Port A aspect ratio weA addrA diA doA | 256-word x 8-bit connected to signal <gnd> connected to signal <_n8027> connected to signal <gnd> connected to internal node</gnd></gnd> | |

Unit <RNS PSS module> synthesized (advanced).

Advanced HDL Synthesis Report

Macro Statistics

RAMs : 518 128x7-bit single-port distributed Read Only RAM

```
256x24-bit single-port distributed Read Only RAM
256x32-bit single-port distributed Read Only RAM
                                        : 1
256x8-bit single-port block Read Only RAM
                                       : 117
256x8-bit single-port distributed Read Only RAM
32x5-bit single-port distributed Read Only RAM
512x40-bit single-port distributed Read Only RAM
512x8-bit single-port block Read Only RAM
512x8-bit single-port distributed Read Only RAM
64x6-bit single-port distributed Read Only RAM
# Adders/Subtractors
                                        : 573
3-bit adder
32-bit adder
                                        : 104
4-bit adder
                                        : 3
5-bit adder
                                        : 6
                                        : 6
6-bit adder
7-bit adder
                                        : 24
8-bit adder
                                        : 66
8-bit subtractor
                                        : 15
9-bit adder
                                        : 346
# Registers
                                        : 72
Flip-Flops
                                        : 72
# Multiplexers
                                        : 109
                                        : 100
32-bit 2-to-1 multiplexer
8-bit 2-to-1 multiplexer
______
______
                  Low Level Synthesis
______
Optimizing unit <LR3_V000_Ionisyan> ...
Optimizing unit <RNS_ALU_add> ...
Optimizing unit <PSS RNS module> ...
Optimizing unit <RNS ALU mul> ...
Optimizing unit <RNS ALU neg> ...
Optimizing unit <RNS PSS module> ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LR3 V000 Ionisyan, actual ratio is
19.
Final Macro Processing ...
______
Final Register Report
Macro Statistics
# Registers
                                        : 72
                                        : 72
Flip-Flops
______
______
                 Partition Report
______
Partition Implementation Status
 No Partitions were found in this design.
______
```

256x16-bit single-port distributed Read Only RAM

```
______
            Design Summary
______
Top Level Output File Name
                                  : LR3_V000_Ionisyan.ngc
Primitive and Black Box Usage:
# BELS
                                   : 20441
      GND
#
                                   : 1
     INV
                                   : 97
#
                                   : 66
#
      LUT1
     LUT2
                                   : 1766
#
     LUT3
                                   : 1279
#
     LUT4
                                   : 874
     LUT5
#
                                   : 2987
     LUT6
MUXCY
#
                                   : 6387
                                   : 2806
#
 MUXF7
MUXF8
VCC
XORCY
                                   : 854
#
                                   : 400
#
                                  : 1
                                  : 2923
                                   : 72
# FlipFlops/Latches
                                   : 32
 FD
FDR
                                   : 40
# RAMS
                                  : 45
                                  : 45
# RAMB18E1
# Clock Buffers
     BUFGP
                                   : 1
# IO Buffers
                                   : 96
  IBUF
                                   : 64
     OBUF
                                  : 32
Device utilization summary:
Selected Device : 7a100tcsg324-3
Slice Logic Utilization:
Slice Logic Utilization:

Number of Slice Registers:

Number of Slice LUTs:

Number used as Logic:

72 out of 126800 0%

13456 out of 63400 21%

13456 out of 63400 21%
Slice Logic Distribution:
Number of LUT Flip Flop pairs used: 13461
  Number with an unused Flip Flop: 13389 out of 13461 99% Number with an unused LUT: 5 out of 13461 0% Number of fully used LUT-FF pairs: 67 out of 13461 0%
  Number of unique control sets:
IO Utilization:
Number of IOs:
                                         97
Number of bonded IOBs:
                                        97 out of 210 46%
Specific Feature Utilization:
Number of Block RAM/FIFO:
                                        23 out of 135 17%
  Number using Block RAM only:
                                     23
                                         1 out of 32 3%
Number of BUFG/BUFGCTRLs:
Partition Resource Summary:
```

No Partitions were found in this design.

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE. FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT GENERATED AFTER PLACE-and-ROUTE.

```
Clock Information:
-----
                          | Clock buffer(FF name) | Load |
Clock Signal
                        | BUFGP | 117 |
clk
-----
Asynchronous Control Signals Information:
______
_____
+----
Control Signal
                           | Buffer(FF name)
| Load |
         -----
+-----
seven<1>(XST GND:G)
                           NONE(a_plus_b_chip_Mram_BUS_0003_PWR_8_o_wide_mux_5_OUT) | 90
_____
Timing Summary:
Speed Grade: -3
  Minimum period: 94.013ns (Maximum Frequency: 10.637MHz)
  Minimum input arrival time before clock: 14.140ns
  Maximum output required time after clock: 0.640ns
  Maximum combinational path delay: No path found
Timing Details:
______
All values displayed in nanoseconds (ns)
______
Timing constraint: Default period analysis for Clock 'clk'
 Clock period: 94.013ns (frequency: 10.637MHz)
 Total number of paths / destination ports:
45427434091645220937317050461158895798200637811687358201789293789184 / 382
______
        94.013ns (Levels of Logic = 261)
Delay:
               cRNS chip Mram_BUS_0001_PWR_8_o_wide_mux_1_OUT (RAM)
 Source:
 Destination: cRNS_to_c_chip/result_31 (FF)
Source Clock: clk rising
 Destination Clock: clk rising
 Data Path: cRNS_chip_Mram_BUS_0001_PWR_8_o_wide_mux_1_OUT to
cRNS_to_c_chip/result_31
                              Net
                        Gate
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   RAMB18E1:CLKARDCLK->DOADO2 19 1.846 0.595
cRNS_chip_Mram_BUS_0001_PWR_8_o_wide_mux_1_OUT (c_RNS<1><2>)
                   10 \quad 0.097 \quad 0.337 cRNS to c chip Mram n2126711 SW0
   LUT3:I0->O
(cRNS_to_c_chip_N5)
LUT6:I5->0 2 0.097 0.688 cRNS_to_c_chip_Mram__n21261121
(cRNS to c chip/Msub GND 11 o GND 11 o sub 2 OUT<7:0> lut<5>)
   LUT5:I0->0
                    \frac{1}{2} 0.097 0.299
cRNS to c chip/Msub GND 11 o GND 11 o sub 2 OUT<7:0> cy<5>11
(cRNS\_to\_c\_chip/Msub\_GND\_11\_o\_GND\_11\_o\_sub\_2\_OUT<7:0>\_cy<5>)
   LUT3:I2->O
                    1 0.097 0.000 cRNS_to_c_chip/Madd_n0976_lut<6>
(cRNS_to_c_chip/Madd_n0976_lut<6>)
   (cRNS_to_c_chip/Madd_n0976_cy<6>)
   MUXCY:CI->O 22 0.253 0.391 cRNS to c chip/Madd n0976 cy<7>
(cRNS_to_c_chip/Madd_n0976_cy<7>)
```

```
1 0.097 0.511
cRNS_to_c_chip_Mram_BUS_0001_GND_11_o_wide_mux_3_OUT1911_SW1 (cRNS_to_c_chip_N721)
    LUT6:I3->0
                        34 0.097 0.790
cRNS to c chip Mram BUS 0001 GND 11 o wide mux 3 OUT1911
(cRNS_to_c_chip/BUS_0001_GND_11_o_wide_mux_3_OUT<4>)
                         1
    LUT6:I1->0
                            0.097 0.000
cRNS_to_c_chip_Mram_BUS_0001_GND_11_o_wide_mux_5_OUT142
(cRNS_to_c_chip_Mram_BUS_0001_GND_11_o_wide_mux_5_OUT142)
                            0.\overline{279}^{-0.000}
    MUXF7:I1->0
                          1
cRNS_to_c_chip_Mram_BUS_0001_GND_11_o_wide_mux_5_OUT14_f7_0
(cRNS_to_c_chip_Mram_BUS_0001_GND_11_o_wide_mux_5_OUT14_f71)

MUXF8:I0->O 2 0.218 0.698
cRNS to c chip Mram BUS 0001 GND 11 o wide mux 5 OUT14 f8
(cRNS to c chip/BUS 0001 GND 11 o wide mux 5 OUT<7>)
    LUT6:I0->0
                              0.097
                                    0.398 cRNS to c chip/Madd n0978 xor<7>11
(cRNS to c chip/n0978<7>)
    LUT2:I0->0
                          2
                              0.097
                                     0.299 cRNS to c chip Mram n3152911 SW0
(cRNS_to_c_chip_N1531)
    LUT6: I5->0
                         32
                              0.097
                                     0.486 cRNS_to_c_chip_Mram__n31521311
(cRNS to c chip N94)
    LUT6:I4->0
                          1 0.097 0.000
cRNS_to_c_chip_Mram_BUS_0002_GND_11_o_wide_mux_8_OUT43
(cRNS_to_c_chip_Mram_BUS_0002_GND_11_o_wide_mux_8_OUT42)
MUXF7:I1->O 1 0.279 0.000
cRNS to c chip Mram BUS 0002 GND 11 o wide mux 8 OUT4 f7 0
(cRNS_to_c_chip_Mram_BUS_0002_GND_11_o_wide_mux_8_OUT4_f71)
                         2
    MUXF8:I0->O
                             0.218 0.299
cRNS_to_c_chip_Mram_BUS 0002 GND 11 o wide mux 8 OUT4 f8
(cRNS_to_c_chip/BUS_0002_GND_11_o_wide_mux_8 OUT<2>)
    LUT2:I1->0
                        15 0.097 0.576
cRNS to c chip/BUS 0002 GND 11 o mux 9 OUT<2> mand11
(cRNS to c chip/BUS 0002 GND 11 o mux 9 OUT<2> mand1)
                            0.097 0.314 cRNS_to_c_chip_Mram__n44351121_SW0
    LUT3:I0->0
                          5
(cRNS to c chip N1031)
    LUT6:I5->0
                              0.097
                                     0.525 cRNS_to_c_chip_Mram__n44351121
(cRNS_to_c_chip/_n4435<3>)
    LUT5:I2->0
                          1
                              0.097
                                      0.000
                                            cRNS to c chip/Madd n0986 lut<3>
(cRNS_to_c_chip/Madd_n0986_lut<3>)
    MUXCY:S->O
                          1
                                     0.000 cRNS to c chip/Madd n0986 cy<3>
(cRNS_to_c_chip/Madd_n0986_cy<3>)
                         17
    XORCY:CI->O
                             0.370
                                    0.586 cRNS to c chip/Madd n0986 xor<4>
(cRNS to c chip/n0986<4>)
                             0.097 0.379
    LUT6:I3->0
                          1
cRNS to c chip Mram BUS 0005 PWR 12 o wide mux 31 OUT13115
(cRNS to c chip_Mram_BUS_0005_PWR_12_o_wide_mux_31_OUT13114)
    LUT5:I4->0
                         26 0.097 0.485
cRNS_to_c_chip_Mram_BUS_0005_PWR_12_o_wide_mux_31_OUT131110
(cRNS_to_c_chip/BUS_0005_PWR_12_o_wide_mux_31_OUT<2>)
    LUT6:I4->0
                         1
                            0.097
                                     0.000 cRNS_to_c_chip_Mram__n469261
(cRNS_to_c_chip_Mram__n469261)
    MUXF7:I1->0
                              0.279
                                      0.000 cRNS to c chip Mram n46926 f7 0
(cRNS_to_c_chip_Mram__n46926_f71)
    MUXF8:I0->O
                     6 0.218
                                     0.716 cRNS to c chip Mram n46926 f8
(cRNS_to_c_chip_Mram__n46926_f8)
    LUT6:I0->0
                        32 0.097 0.663 cRNS to c chip Mram n520510111
(cRNS to c chip N237)
    <u>LUT6:</u> <u>I2->0</u>
                                    0.000
                          1
                              0.097
cRNS to c chip Mram BUS 0006 PWR 12 o wide mux 36 OUT43
cRNS_to_c_chip_Mram_BUS_0006_PWR_12_o_wide_mux_36_OUT4_f7_0
(cRNS_to_c_chip_Mram_BUS_0006_PWR_12_o_wide_mux_36_OUT4_f71)
    MUXF8:I0->0
                          2 0.218 0.299
cRNS_to_c_chip_Mram_BUS_0006_PWR_12_o_wide_mux_36_OUT4_f8
(cRNS_to_c_chip/BUS_0006_PWR_12_o_wide_mux_36_OUT<2>)
LUT2:I1->0 10 0.097 0.553
cRNS to c chip/BUS 0006 GND 11 o mux 37 OUT<2> mand11
(cRNS to c chip/BUS 0006 GND 11 o mux 37 OUT<2> mand1)
```

```
0.097
                                   0.314 cRNS to c chip Mram n6488711 SW0
    LUT3:I0->0
(cRNS_to_c_chip_N2281)
    LUT6:I5->0
                        4
                           0.097 0.525 cRNS to c chip Mram n6488711
(cRNS_to_c_chip/Msub_GND_11_o_GND_11_o_sub_71_OUT<7:0>_lut<3>)
                        1 0.097 0.000 cRNS_to_c_chip/Madd_n1000_lut<3>
    LUT5:I2->0
(cRNS_to_c_chip/Madd_n1000_lut<3>)
    MUXCY:S->O
                        1
                                   0.000 cRNS_to_c_chip/Madd_n1000_cy<3>
(cRNS_to_c_chip/Madd_n1000_cy<3>)
                       \overline{1}4
    XORCY:CI->O
                                 0.571 cRNS to c chip/Madd n1000 xor<4>
(cRNS to c chip/n1000<4>)
                           0.097 0.379
    LUT6:I3->0
                        1
cRNS_to_c_chip_Mram_BUS_0011_GND_11_o wide mux 72 OUT7118
(cRNS to c chip/BUS 0011 GND 11 o wide mux 72 OUT<1>)
    LUT6:I0->0
                       1 \quad \overline{0.097} \quad 0.0\overline{00}
cRNS to c chip Mram BUS 0011 GND 11 o wide mux 74 OUT103
(cRNS_to_c_chip_Mram_BUS_0011_GND_11_o_wide_mux_74_OUT103)
MUXF7:I0->O 1 0.277 0.000
cRNS to c chip Mram BUS 0011 GND 11 o wide mux 74 OUT10 f7 0
(cRNS_to_c_chip_Mram_BUS_0011_GND_11_o_wide_mux_74_OUT10_f71)
                        3 0.218 0.703
    MUXF8:I0->0
cRNS to_c_chip_Mram_BUS_0011_GND_11_o_wide_mux_74_OUT10_f8
(cRNS_to_c_chip/BUS_0011_GND_11_o_wide_mux_74_OUT<5>)
    LUT6:I0->0
                       2 0.097
                                   0.299 cRNS to c chip/Madd n1002 cy<6>11
(cRNS_to_c_chip/Madd_n1002_cy<6>)
    LUT2:I1->0
                           0.097
                                   0.398 cRNS to c chip/Madd n1002 xor<7>11
                        5
(cRNS to c chip/n1002<7>)
                       32
    LUT6:I4->0
                           0.097
                                   0.618 cRNS to c chip Mram n700114111
(cRNS to c chip_N207)
    LUT6:I3->0
                       1
                           0.097
                                 0.000
cRNS_to_c_chip_Mram_BUS_0012_PWR_12 o wide mux 77 OUT62
cRNS_to_c_chip_Mram_BUS_0012_PWR_12_o_wide_mux_77_OUT6_f7_0
(cRNS_to_c_chip_Mram_BUS_0012_PWR_12_o_wide_mux_77_OUT6_f71)
    MUXF8:I0->0
                        2 0.218 0.299
cRNS_to_c_chip_Mram_BUS_0012_PWR_12_o_wide_mux_77_OUT6_f8
(cRNS_to_c_chip/BUS_0012_PWR_12_o_wide_mux_77_OUT<3>)
                          0.097 0.544
    LUT2:I1->0
                        8
cRNS_to_c_chip/BUS_0012_GND_11_o_mux_78_OUT<3>_mand11
(cRNS_to_c_chip/BUS_0012_GND_11_o_mux_78_OUT<3>_mand1)
LUT3:I0->0 1 0.097 0.295
cRNS to c chip Mram BUS 0012 GND 11 o wide mux 125 OUT121
(cRNS to c chip/BUS 0012 GND 11 o wide mux 125 OUT<0>)
    LUT3:I2->0
                       1 0.097 0.000 cRNS to c chip/Madd n1020 lut<0>
(cRNS_to_c_chip/Madd_n1020_lut<0>)
    MUXCY:S->O
                        1
                                  0.000 cRNS to c chip/Madd n1020 cy<0>
(cRNS_to_c_chip/Madd_n1020_cy<0>)
                       23
                          0.370
    XORCY:CI->O
                                 0.781 cRNS_to_c_chip/Madd_n1020_xor<1>
(cRNS_to_c chip/n1020<1>)
    LUT6:I1->0
                        1
                           0.097 0.511
cRNS to c chip Mram BUS 0019 GND 11 o wide mux 128 OUT1911
(cRNS_to_c_chip/BUS_0019_GND_11_o_wide_mux_128_OUT<4>)
                           0.097 \quad 0.000
    LUT6:I1->0
                        1
cRNS to c chip Mram BUS 0019 GND 11 o wide mux 130 OUT102
cRNS_to_c_chip_Mram_BUS_0019_GND_11_o_wide_mux_130_OUT10_f7_0
(cRNS_to_c_chip_Mram_BUS_0019_GND_11_o_wide_mux_130_OUT10_f71)
                        2 0.218 0.697
    MUXF8:I0->0
cRNS_to_c_chip_Mram_BUS_0019_GND_11_o_wide_mux_130_OUT10_f8
(cRNS to c_chip/Madd_n1022_lut<5>)
    LUT6:I0->0
                       3 0.097
                                 0.305 cRNS_to_c_chip/Madd_n1022_cy<5>11
(cRNS_to_c_chip/Madd_n1022_cy<5>)
    LUT3:I2->0
                       10
                           0.097
                                 0.725 cRNS to c chip/Madd n1022 xor<7>11
(cRNS_to_c_chip/n1022<7>)
```

```
LUT6:I1->0
                       32
                           0.097
                                   0.790 cRNS to c chip Mram n8027411
(cRNS_to_c_chip_N227)
    LUT6:I1->0
                        1
                           0.097
                                   0.000 cRNS_to_c_chip_Mram__n8284142
(cRNS_to_c_chip_Mram__n8284142)
    MUXF7:I1->0 1
                           (cRNS_to_c_chip_Mram__n828414_f71)
                                 0.617 cRNS_to_c_chip_Mram__n828414_f8
    MUXF8:I0->O
                    2.8
                           0.218
(cRNS_to_c_chip/_n8284<0>)
    LUT4:I1->0
                           0.097 0.000
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_220_OUT_lut<7>
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_220_OUT_cy<7>)
    MUXCY:CI->O
                       1 0.023 0.000
cRNS to c chip/Madd GND 11 o GND 11 o add 220 OUT cy<8>
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_220_OUT_cy<8>)
    MUXCY:CI->O
                        1 0.023 0.000
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_220_OUT_cy<9>
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_220_OUT_cy<9>)
    MUXCY:CI->O
                        1 0.023 0.000
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_220_OUT_cy<10>
cRNS to c chip/Madd GND 11 o GND 11 o add 220 OUT cy<11>
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_220_OUT_cy<11>)
                       \frac{-}{4} 0.370 0.309
    XORCY:CI->O
cRNS to c chip/Madd GND 11 o GND 11 o add 220 OUT xor<12>
(CRNS_to_c_chip/GND_11_o_GND_11_o_add_220_OUT<12>)
    LUT3:I2->0
                       1 0.097 0.000 cRNS_to_c_chip/Mmux_n1159411
(cRNS to c chip/Mmux n115941)
    MUXCY:S->O
                       0
                           0.353 0.000
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_223_OUT_cy<13>
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_223_OUT_xor<14>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_223_OUT<14>)
    LUT3: T2->0
                           0.097 0.000 cRNS to c chip/Mmux n1164611
                       1
(cRNS to c chip/Mmux n116461)
                           0.353 0.000
    MUXCY:S->O
                        0
cRNS to c chip/Madd GND 11 o GND 11 o add 226 OUT cy<15>
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_226_OUT_cy<15>)
XORCY:CI->O 3 0.370 0.305
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_226_OUT_xor<16>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_226_OUT<16>)
                       1 0.097 0.000 cRNS_to_c_chip/Mmux_n1169811
    LUT3:I2->0
(cRNS to c chip/Mmux n116981)
    MUXCY:S->O
                        0
                           0.353 0.000
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_229_OUT_cy<17>
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_229_OUT_cy<17>)
XORCY:CI->O 2 0.370 0.299
cRNS to c chip/Madd GND 11 o GND 11 o add 229 OUT xor<18>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_229_OUT<18>)
    1
                           0.097 0.000 cRNS_to_c_chip/Mmux_n11741011
(cRNS to c chip/Mmux n1174101)
    MUXCY:S->O
                           0.353 0.000
                        0
cRNS to c chip/Madd GND 11 o GND 11 o add 232 OUT cy<19>
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_232_OUT_cy<19>)
                       1 0.370 0.295
    XORCY:CI->O
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_232_OUT_xor<20>
(cRNS to c chip/n1180<20>)
    MUXCY:S->O
                        0
                           0.353 0.000
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_234_OUT_cy<20>
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_234_OUT_cy<20>)
XORCY:CI->O 23 0.370 0.377
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_234_OUT_xor<21>
(cRNS to c chip/GND 11 o GND 11 o add 234 OUT<21>)
```

```
0.113 0.000
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_270_OUT_lut<2>_INV_0
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_270_OUT_lut<2>)
    MUXCY:S->O
                         \frac{1}{1} 0.353 0.000
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_270_OUT_cy<2>
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_270_OUT_cy<2>)
    XORCY:CI->O
                          4
                             0.370
                                    0.309
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_270_OUT_xor<3>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_270_OUT<3>)
    LUT3:I2->0
                         1 0.097 0.000
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_273_OUT_lut<4>
cRNS to c chip/Madd GND 11 o GND 11 o add 273 OUT cy<4>
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_273_OUT_cy<4>)
                         \frac{1}{3} 0.\frac{1}{3}70 0.305
    XORCY:CI->O
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_273_OUT_xor<5>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_273_OUT<5>)
                         1 0.097 0.000 cRNS_to_c_chip/Mmux_n12472711
    LUT5:I4->O
(cRNS_to_c_chip/Mmux_n1247271)
    MUXCY:S->O
                       1
                             0.353 0.000
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_276_OUT_cy<6>
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_276_OUT_cy<6>)
XORCY:CI->O 4 0.370 0.309
cRNS to c chip/Madd GND 11 o GND 11 o add 276 OUT xor<7>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_276_OUT<7>)
    LUT3:I2->0
                         1
                             0.097 0.000 cRNS_to_c_chip/Mmux_n12522911
(cRNS_to_c_chip/Mmux_n1252291)
    MUXCY:S->O
                          1
                             0.353 0.000
cRNS_to_c_chip/Madd_GND 11 o GND 11 o add 279 OUT cy<8>
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_279_OUT_cy<8>)
    XORCY:CI->O
                         3 0.370 0.305
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_279_OUT_xor<9>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_279_OUT<9>)
                        1 0.097 0.000 cRNS_to_c_chip/Mmux_n12573111
    LUT5:I4->0
(cRNS_to_c_chip/Mmux_n1257311)
    MUXCY:S->O
                             0.353 0.000
                         1
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_282_OUT_cy<10>
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_282_OUT_cy<10>)
                         4 0.370 0.309
    XORCY:CI->O
cRNS to c chip/Madd GND 11 o GND 11 o add 282 OUT xor<11>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_282_OUT<11>)
    <u>LUT5:</u>14->0
                         1
                             0.097 0.000 cRNS to c chip/Mmux n1262321
(cRNS to c chip/Mmux n126232)
                             0.353 0.000
    MUXCY:S->O
                          1
cRNS to c chip/Madd GND 11 o GND 11 o add 285 OUT cy<12>
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_285_OUT_cy<12>)
    XORCY:CI->O
                         3 0.370 0.305
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_285_OUT_xor<13>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_285_OUT<13>)
    LUT5:I4->0
                         1
                             0.097
                                    0.000 cRNS_to_c_chip/Mmux_n1267511
(cRNS_to_c_chip/Mmux_n126751)
    MUXCY:S->O
                             0.353 0.000
                         1
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_288_OUT_cy<14>
cRNS to c chip/Madd GND 11 o GND 11 o add 288 OUT xor<15>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_288_OUT<15>)
    LUT5:I4->0
                         1
                             0.097 0.000 cRNS to c chip/Mmux n1272711
(cRNS to c chip/Mmux n127271)
    MUXCY:S->O
                             0.353
                                     0.000
cRNS to c chip/Madd GND 11 o GND 11 o add 291 OUT cy<16>
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_291_OUT_cy<16>)
    XORCY:CI->O
                         \overline{3} 0.\overline{3}70 0.305
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_291_OUT_xor<17>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_291_OUT<17>)
    LUT5:I4->0
                         1
                             0.097 0.000 cRNS to c chip/Mmux n1277911
(cRNS_to_c_chip/Mmux_n127791)
    MUXCY:S->O
                             0.353 0.000
                         1
cRNS to c chip/Madd GND 11 o GND 11 o add 294 OUT cy<18>
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_294_OUT_cy<18>)
```

```
4 0.370 0.309
    XORCY:CI->O
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_294_OUT_xor<19>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_294_OUT<19>)
    LUT5:I4->0
                          1
                              \overline{0.097} \overline{0.000} cRNS to c chip/Mmux n12821111
(cRNS_to_c_chip/Mmux_n1282111)
    XORCY:LI->O
                          3
                              0.173
                                     0.305
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_297_OUT_xor<20>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_297_OUT<20>)
                         1 0.097 0.000 cRNS_to_c_chip/Mmux_n12871311
    LUT5:I4->0
(cRNS_to_c_chip/Mmux_n1287131)
    XORCY:LI->0
                         4
                              0.173
                                    0.309
0.097 0.000 cRNS to c chip/Mmux_n12921411
    LUT5:I4->0
                         1
(cRNS_to_c_chip/Mmux_n1292141)
    XORCY:LI->O
                         3
                              0.173 0.305
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_303_OUT_xor<22>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_303_OUT<22>)
                            0.097 0.000 cRNS_to_c_chip/Mmux_n12971511
                         1
    LUT5:I4->0
(cRNS_to_c_chip/Mmux_n1297151)
    XORCY:LI->O
                       4
                              0.173 0.309
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_306_OUT_xor<23>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_306_OUT<23>)
    LUT5:I4->0
                         1 \quad 0.097 \quad 0.000 cRNS to c chip/Mmux n13021611
(cRNS_to_c_chip/Mmux_n1302161)
    XORCY:LI->O
                          3
                              0.173 0.305
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_309_OUT_xor<24>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_309_OUT<24>)
                             0.097
    LUT5:I4->O
                         1
                                     0.000 cRNS to c chip/Mmux n13071711
(cRNS_to_c_chip/Mmux_n1307171)
    XORCY:LI->O
                       4
                              0.173 0.309
cRNS to c chip/Madd GND_11_o_GND_11_o_add_312_OUT_xor<25>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_312_OUT<25>)
    LUT5:I4->0
                         1
                              0.097
                                     0.000 cRNS to c chip/Mmux n13121811
(cRNS_to_c_chip/Mmux_n1312181)
    XORCY:LI->O
                         3
                              0.173 0.305
cRNS to c chip/Madd GND 11 o GND 11 o add 315 OUT xor<26>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_315_OUT<26>)
    LUT5:I4->0
                              0.097
                                    0.000 cRNS to c chip/Mmux n13171911
(cRNS_to_c_chip/Mmux_n1317191)
    XORCY: LT->0
                         4
                             0.173 0.309
cRNS to c chip/Madd GND 11 o GND 11 o add 318 OUT xor<27>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_318_OUT<27>)
    LUT5:I4->0
                         1 0.097 0.000 cRNS_to_c_chip/Mmux_n13222011
(cRNS to c chip/Mmux n1322201)
    XORCY:LI->O
                     3
                              0.173 0.305
cRNS to c chip/Madd GND 11 o GND 11 o add 321 OUT xor<28>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_321_OUT<28>)
    LUT5: 14->0
                         1 0.097 0.000 cRNS_to_c_chip/Mmux_n13272111
(cRNS_to_c_chip/Mmux_n1327211)
    XORCY:LI->O
                         2
                              0.173 0.299
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_324_OUT_xor<29>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_324_OUT<29>)
    LUT5:14->0
                          1
                              0.097 0.000 cRNS to c chip/Mmux n13322211
(cRNS to c chip/Mmux n1332221)
    XORCY:LI->O
                              0.173 0.295
                          1
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_327_OUT_xor<30>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_327_OUT<30>)
    LUT5:I4->0
                          1 0.097 0.000 cRNS to c chip/Mmux n1338241
(cRNS to c chip/n1338<30>)
    XORCY:LI->O
                              0.173
                                     0.293
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o add 329 OUT xor<30>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_329_OUT<30>)
                         1 \quad \overline{0.1}13 \quad 0.\overline{0}00
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_338_OUT_lut<2>_INV_0
(cRNS_to_c_chip/Madd_GND_11_o_GND_111_o_add_338_OUT_lut<2>)
XORCY:LI->0 3 0.173 0.305
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_338_OUT_xor<2>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_338_OUT<2>)
    LUT3:I2->0
                          1
                              0.097 0.000 cRNS to c chip/Mmux n13552311
(cRNS_to_c_chip/Mmux n1355231)
```

```
XORCY:LI->O
                          3 0.173 0.305
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_341_OUT_xor<3>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_341_OUT<3>)
    LUT5:I4->0
                          1
                              \overline{0.097} \overline{0.000} cRNS to c chip/Mmux n13602511
(cRNS_to_c_chip/Mmux_n1360251)
    MUXCY:S->O
                          0
                              0.353
                                      0.000
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_344_OUT_cy<4>
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_344_OUT_cy<4>)
                         4 0.370 0.309
    XORCY:CI->O
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_344_OUT_xor<5>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_344_OUT<5>)
LUT3:I2->0 0 0.097 0.000 cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_347_OUT_lut<6>
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_347_OUT_lut<6>)
    XORCY:LI->O
                          4 0.173 0.309
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_347_OUT_xor<6>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_347_OUT<6>)
    LUT5:I4->0
                          0
                             0.097
                                      0.000
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_350_OUT_lut<7>
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_350_OUT_lut<7>)
                          \overline{3} - 0.\overline{173} - 0.305
    XORCY:LI->O
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_350_OUT_xor<7>
<u>LUT5:14->0</u>
(cRNS_to_c_chip/Mmux_n1375291)
    XORCY:LI->O
                          4
                              0.173 0.309
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_353_OUT_xor<8>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_353_OUT<8>)
                             0.097
    LUT5:I4->0
                          Ο
                                      0.000 cRNS to c chip/Mmux n13803011
(cRNS_to_c_chip/Mmux_n1380301)
    XORCY:LI->O
                              0.173 0.305
cRNS to c chip/Madd GND_11_o_GND_11_o_add_356_OUT_xor<9>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_356_OUT<9>)
    <u>LUT5:</u> <u>I</u>4->0
                          0
                              0.097
                                      0.000 cRNS to c chip/Mmux n13853111
(cRNS_to_c_chip/Mmux_n1385311)
    XORCY:LI->O
                         4
                              0.173 0.309
cRNS to c chip/Madd GND 11 o GND 11 o add 359 OUT xor<10>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_359_OUT<10>)
    LUT5:I4->0
                          0
                              0.097
                                     0.000 cRNS to c chip/Mmux n1390211
(cRNS_to_c_chip/Mmux_n139021)
    XORCY: LT->0
                         3
                              0.173 0.305
cRNS to c chip/Madd GND 11 o GND 11 o add 362 OUT xor<11>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_362_OUT<11>)
    LUT5:I4->0
                          0
                              0.097 0.000 cRNS_to_c_chip/Mmux_n1395321
(cRNS to c chip/Mmux n139532)
    XORCY:LI->O
                              0.173 0.309
cRNS to c chip/Madd GND 11 o GND 11 o add 365 OUT xor<12>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_365_OUT<12>)
    LUT5: I4->0
                              0.097 0.000 cRNS_to_c_chip/Mmux_n1400411
                         0
(cRNS_to_c_chip/Mmux_n140041)
    XORCY:LI->O
                          3
                              0.173 0.305
cRNS to c chip/Madd GND 11 o GND 11 o add 368 OUT xor<13>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_368_OUT<13>)
    LUT5:I4->O
                          Ω
                              0.097 0.000 cRNS to c chip/Mmux n1405511
(cRNS to c chip/Mmux n140551)
    XORCY:LI->O
                              0.173 0.309
cRNS to c chip/Madd GND 11 o GND 11 o add 371 OUT xor<14>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_371_OUT<14>)
    LUT5:I4->0
                          0
                              0.097 0.000 cRNS to c chip/Mmux n1410611
(cRNS to c chip/Mmux n141061)
    XORCY:LI->O
                              0.173
cRNS to c chip/Madd GND 11 o GND 11 o add 374 OUT xor<15>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_374_OUT<15>)
    LUT5:I4->0
                          0
                              \overline{0.097} 0.000 cRNS to c chip/Mmux n1415711
(cRNS_to_c_chip/Mmux_n141571)
    XORCY:LI->O
                              0.173 0.309
cRNS to c chip/Madd GND 11 o GND 11 o add 377 OUT xor<16>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_377_OUT<16>)
                              0.097 0.000 cRNS_to_c_chip/Mmux_n1420811
    LUT5:I4->0
                          0
(cRNS to c chip/Mmux n142081)
```

```
XORCY:LI->O
                           3 0.173 0.305
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_380_OUT_xor<17>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_380_OUT<17>)
    LUT5:I4->0
                           0
                               \overline{0.097} 0.000 cRNS to c chip/Mmux n1425911
(cRNS_to_c_chip/Mmux_n142591)
    XORCY:LI->O
                           4
                               0.173
                                      0.309
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_383_OUT_xor<18>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_383_OUT<18>)
                          0 0.097 0.000 cRNS_to_c_chip/Mmux_n14301011
    LUT5:I4->0
(cRNS_to_c_chip/Mmux_n1430101)
    XORCY:LI->0
                          3
                               0.173
                                      0.305
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_386_OUT_xor<19> (cRNS_to_c_chip/GND_11_o_GND_11_o_add_386_OUT<19>)
                               \overline{0.097} \overline{0.000} cRNS to c chip/Mmux n14351111
    LUT5:I4->0
                          0
(cRNS_to_c_chip/Mmux_n1435111)
    XORCY:LI->O
                          4
                               0.173 0.309
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_389_OUT_xor<20>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_389_OUT<20>)
                          0 0.097 0.000 cRNS_to_c_chip/Mmux_n14401311
    LUT5:I4->0
(cRNS_to_c_chip/Mmux_n1440131)
    XORCY:LI->O
                          3
                               0.173 0.305
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_392_OUT_xor<21>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_392_OUT<21>)
    <u>LUT5:14->0</u>
                          0 \ \overline{0.097} \ 0.000 cRNS to c chip/Mmux n14451411
(cRNS_to_c_chip/Mmux_n1445141)
    XORCY:LI->O
                           4
                               0.173 0.309
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_395_OUT_xor<22>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_395_OUT<22>)
                              0.097
    LUT5:I4->0
                          Ο
                                       0.000 cRNS to c chip/Mmux n14501511
(cRNS_to_c_chip/Mmux_n1450151)
    XORCY:LI->O
                               0.173 0.305
                          3
cRNS to c chip/Madd GND_11_o_GND_11_o_add_398_OUT_xor<23>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_398_OUT<23>)
     LUT5:I4->0
                           0
                               0.097
                                       0.000 cRNS to c chip/Mmux n14551611
(cRNS_to_c_chip/Mmux_n1455161)
    XORCY:LI->O
                           4
                               0.173 0.309
cRNS to c chip/Madd GND 11 o GND 11 o add 401 OUT xor<24>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_401_OUT<24>)
    LUT5:I4->0
                           0
                               0.097
                                     0.000 cRNS to c chip/Mmux n14601711
(cRNS_to_c_chip/Mmux_n1460171)
    XORCY: LT->O
                          3
                               0.173 0.305
cRNS to c chip/Madd GND 11 o GND 11 o add 404 OUT xor<25>
(\texttt{cRNS\_to\_c\_chip/GND\_11\_o\_GND\_11\_o\_add\_404\_OUT<25>})
    LUT5:I4->0
                          0 0.097 0.000 cRNS_to_c_chip/Mmux_n14651811
(cRNS to c chip/Mmux n1465181)
    XORCY:LI->O
                                     0.309
                         4
                               0.173
cRNS to c chip/Madd GND 11 o GND 11 o add 407 OUT xor<26>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_407_OUT<26>)
    LUT5:I4->0
                          0 0.097 0.000 cRNS_to_c_chip/Mmux_n14701911
(cRNS_to_c_chip/Mmux_n1470191)
    XORCY:LI->O
                           3
                               0.173 0.305
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_410_OUT_xor<27>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_410_OUT<27>)
    LUT5:14->0
                           Ω
                               0.097 0.000 cRNS to c chip/Mmux n14752011
(cRNS_to_c_chip/Mmux_n1475201)
     XORCY:LI->O
                               0.173 0.309
cRNS to c chip/Madd GND 11 o GND 11 o add 413 OUT xor<28>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_413_OUT<28>)
    LUT5:I4->0
                           0
                               0.097 0.000 cRNS to c chip/Mmux n14802111
(cRNS_to_c_chip/Mmux_n1480211)
    XORCY:LI->O
                           3
                               0.173
cRNS to c chip/Madd GND 11 o GND 11 o add 416 OUT xor<29>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_416_OUT<29>)
    LUT5:I4->0
                           0
                               \overline{0.097} \overline{0.000} cRNS to c chip/Mmux n14852211
(cRNS_to_c_chip/Mmux_n1485221)
    XORCY:LI->O
                           2
                               0.173 0.299
cRNS to c chip/Madd GND 11 o GND 11 o add 419 OUT xor<30>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_419_OUT<30>)
                               0.097 0.000 cRNS_to_c_chip/Mmux_n14902411
                           0
    LUT5:I4->0
(cRNS to c chip/Mmux n1490241)
```

```
0.173 0.295
    XORCY:LI->O
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_422_OUT_xor<31>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_422_OUT<31>)
    LUT5:I4->0
                             \overline{0.097} 0.000 cRNS to c chip/Mmux n1496251
                         0
(cRNS_to_c_chip/n1496<31>)
    XORCY:LI->O
                         4
                            0.173
                                   0.309
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_424_OUT_xor<31>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_424_OUT<31>)
                        0 0.097 0.000
    LUT2:I1->0
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_433_OUT_lut<3>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_433_OUT<3>)
    LUT4:I3->0
                         0
                             0.097 0.000 cRNS to c chip/Mmux n15132511
(cRNS_to_c_chip/Mmux_n1513251)
    XORCY:LI->O
                             0.173
                                   0.300
                         2
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_436_OUT_xor<4>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_436_OUT<4>)
    LUT6:I5->0
                        0 0.097 0.000
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_439_OUT_lut<5>
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_439_OUT_xor<5>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_439_OUT<5>)
    LUT3:I2->0
                         0
                             0.097 0.000 cRNS to c chip/Mmux n15232711
(cRNS_to_c_chip/Mmux_n1523271)
    XORCY:LI->O
                         2
                             0.173
                                   0.299
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_442_OUT_xor<6>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_442_OUT<6>)
    LUT5:I4->0
                        0 0.097 0.000
cRNS to c chip/Madd GND 11 o GND 11 o add 445 OUT lut<7>
(cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_445_OUT_lut<7>)
XORCY:LI->O 4 0.173 0.309
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_445_OUT_xor<7>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_445_OUT<7>)
    LUT3:I2->0
                         0
                             0.097 0.000 cRNS to c chip/Mmux n15332911
(cRNS_to_c_chip/Mmux_n1533291)
    XORCY:LI->O
                         4
                             0.173
                                    0.309
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_448_OUT_xor<8>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_448_OUT<8>)
    LUT5:I4->0
                         0 0.097 0.000 cRNS to c chip/Mmux n15383011
(cRNS_to_c_chip/Mmux_n1538301)
    XORCY:LI->O
                                   0.305
                         3
                             0.173
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_451 OUT xor<9>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_451_OUT<9>)
    LUT5:I4->0
                        0
                             \overline{0.097} \overline{0.000} cRNS to c chip/Mmux n15433111
(cRNS_to_c_chip/Mmux_n1543311)
    XORCY:LI->O
                             0.173
                                   0.309
                        4
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_454_OUT_xor<10>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_454_OUT<10>)
                            0.097 0.000 cRNS_to_c_chip/Mmux_n1548211
    LUT5:I4->0
                        Ω
(cRNS_to_c_chip/Mmux_n154821)
                            0.173 0.305
    XORCY:LI->O
                         3
(cRNS_to_c_chip/Mmux_n155332)
    XORCY:LI->O
                             0.173 0.309
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_460_OUT_xor<12>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_460_OUT<12>)
                            0.097
    LUT5:I4->0
                        0
                                    0.000 cRNS to c chip/Mmux n1558411
(cRNS_to_c_chip/Mmux_n155841)
    XORCY:LI->O
                             0.173 0.305
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_463_OUT_xor<13>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_463_OUT<13>)
    LUT5:I4->0
                         0
                             0.097
                                   0.000 cRNS to c chip/Mmux n1563511
(cRNS_to_c_chip/Mmux_n156351)
    XORCY:LI->O
                             0.173 0.309
                         4
cRNS to c chip/Madd GND 11 o GND 11 o add 466 OUT xor<14>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_466_OUT<14>)
```

```
0.097 0.000 cRNS to c chip/Mmux n1568611
(cRNS_to_c_chip/Mmux_n156861)
    XORCY:LI->O
                         3
                              0.173 0.305
cRNS to c chip/Madd GND 11 o GND 11 o add 469 OUT xor<15>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_469_OUT<15>)
    LUT5:I4->0
                          0
                              0.097
                                    0.000 cRNS to c chip/Mmux n1573711
(cRNS_to_c_chip/Mmux_n157371)
    XORCY:LI->O
                              0.173 0.309
                        4
cRNS to c chip/Madd GND 11 o GND 11 o add 472 OUT xor<16>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_472_OUT<16>)
    LUT5:I4->0
                         0 0.097 0.000 cRNS_to_c_chip/Mmux_n1578811
(cRNS to c chip/Mmux n157881)
    XORCY:LI->O
                              0.173 0.305
                          3
cRNS to c chip/Madd GND 11 o GND 11 o add 475 OUT xor<17>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_475_OUT<17>)
    LUT5:I4->0
                         0 \quad 0.097 \quad 0.000 cRNS to c chip/Mmux n1583911
(cRNS to c chip/Mmux n158391)
    XORCY:LI->O
                              0.173 0.309
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o add 478 OUT xor<18>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_478_OUT<18>)
                              0.097 0.000 cRNS to c chip/Mmux n15881011
    LUT5:I4->0
                         0
(cRNS_to_c_chip/Mmux_n1588101)
    XORCY:LI->O
                              0.173 0.305
                          3
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_481_OUT_xor<19>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_481_OUT<19>)
    LUT5:I4->0
                          0
                              0.097 0.000 cRNS to c chip/Mmux n15931111
(cRNS_to_c_chip/Mmux_n1593111)
    XORCY:LI->O
                          4
                             0.173
                                    0.309
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_484_OUT_xor<20>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_484_OUT<20>)
    LUT5:I4->0
                         0 \quad 0.097 \quad 0.000 cRNS to c chip/Mmux n15981311
(cRNS_to_c_chip/Mmux_n1598131)
    XORCY:LI->O
                         3
                              0.173 0.305
cRNS to c chip/Madd GND 11 o GND 11 o add 487 OUT xor<21>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_487_OUT<21>)
                              0.097 0.000 cRNS_to_c_chip/Mmux_n16031411
    LUT5:I4->0
                         0
(cRNS_to_c_chip/Mmux_n1603141)
    XORCY:LI->O
                              0.173 0.309
                         4
cRNS to c chip/Madd GND 11 o GND 11 o add 490 OUT xor<22>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_490_OUT<22>)
                            0.097 0.000 cRNS to c chip/Mmux n16081511
    LUT5:I4->0
                         Ω
(cRNS to c chip/Mmux_n1608151)
    XORCY:LI->O
                         3
                             0.173 0.305
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_493_OUT_xor<23>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_493_OUT<23>)
                         0 0.097 0.000 cRNS_to_c_chip/Mmux_n16131611
    LUT5:I4->O
(cRNS to c chip/Mmux_n1613161)
    XORCY:LI->O
                          4
                              0.173 0.309
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_496_OUT_xor<24>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_496_OUT<24>)
                         0 0.097 0.000 cRNS to c chip/Mmux n16181711
    LUT5:I4->O
(cRNS_to_c_chip/Mmux_n1618171)
    XORCY:LI->O
                         3
                              0.173 0.305
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_499_OUT_xor<25>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_499_OUT<25>)
    LUT5:I4->0
                         0
                              0.097 0.000 cRNS to c chip/Mmux n16231811
(cRNS_to_c_chip/Mmux_n1623181)
    XORCY:LI->O
                         4
                              0.173 0.309
cRNS to c chip/Madd GND 11 o GND 11 o add 502 OUT xor<26>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_502_OUT<26>)
    <u>LUT5:</u> <u>I</u>4->0
                              0.097 0.000 cRNS_to_c_chip/Mmux_n16281911
                          0
(cRNS to c chip/Mmux n1628191)
    XORCY:LI->O
                         3 0.173 0.305
cRNS to c chip/Madd GND 11 o GND 11 o add 505 OUT xor<27>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_505_OUT<27>)
    LUT5:I4->0
                         0 0.097 0.000 cRNS_to_c_chip/Mmux_n16332011
(cRNS_to_c_chip/Mmux_n1633201)
    XORCY:LI->O
                              0.173 0.309
                        4
cRNS to c chip/Madd GND 11 o GND 11 o add 508 OUT xor<28>
(cRNS to c chip/GND 11 o GND 11 o add 508 OUT<28>)
```

```
0.097 0.000 cRNS to c chip/Mmux n16382111
(cRNS_to_c_chip/Mmux_n1638211)
    XORCY:LI->O 3
                           0.173 0.305
cRNS to c chip/Madd GND 11 o GND 11 o add 511 OUT xor<29>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_511_OUT<29>)
    LUT5:I4->O
                       0
                          0.097 0.000 cRNS to c chip/Mmux n16432211
(cRNS_to_c_chip/Mmux_n1643221)
    XORCY:LI->O
                  2 0.173 0.299
cRNS to c chip/Madd GND 11 o GND 11 o add 514 OUT xor<30>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_514_OUT<30>)
    LUT5:I4->O
                      0 0.097 0.000 cRNS_to_c_chip/Mmux_n16482411
(cRNS to c chip/Mmux n1648241)
                   1 0.173 0.295
    XORCY:LI->O
cRNS to c chip/Madd GND 11 o GND 11 o add 517 OUT xor<31>
(cRNS to c chip/GND 11 o GND 11 o add 517 OUT<31>)
    LUT5: 14->0
                      0 \ 0.097 \ 0.000 cRNS to c chip/Mmux n1654251
(cRNS to c chip/n1654<31>)
                       1 0.173 0.000
    XORCY:LI->O
cRNS_to_c_chip/Madd_GND_11_o_GND_11_o_add_519_OUT_xor<31>
(cRNS_to_c_chip/GND_11_o_GND_11_o_add_519_OUT<31>)
                          0.008
    FD:D
                                        cRNS to c chip/result 31
                          94.013ns (45.188ns logic, 48.825ns route)
   Total
                                  (48.1% logic, 51.9% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Total number of paths / destination ports: 394677993036 / 90
______
Offset:
                 14.140ns (Levels of Logic = 37)
 Source:
                 b<29> (PAD)
 Destination: b_to_bRNS_chip_Mram_BUS_0093_PWR_7_o_wide_mux_278_OUT (RAM)
 Destination Clock: clk rising
 Data Path: b<29> to b_to_bRNS_chip_Mram_BUS_0093_PWR_7_o_wide_mux_278_OUT
                          Gate Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
    IBUF:I->O 44 0.001 0.488 b_29_IBUF (b_29_IBUF) LUT2:I0->O 34 0.097 0.800
b to bRNS chip/Mram BUS 0002 PWR 7 o wide mux 34 OUT31
b_to_bRNS_chip_Mram_BUS_0064_PWR_7_o_wide_mux_220_OUT8114_F (b to bRNS chip N1112)
                      1 0.277 0.379
    MUXF7:I0->0
b_to_bRNS_chip_Mram_BUS_0064_PWR_7_o_wide_mux_220_OUT8114
(b_to_bRNS_chip/BUS_0064_PWR_7_o_wide_mux_220_OUT<1>)
    LUT2:I0->O
                       1
                           (b_to_bRNS_chip/Madd_n1093_lut<1>)
    MUXCY:S->O
                       1 0.353 0.000 b to bRNS chip/Madd n1093 cy<1>
(b_to_bRNS_chip/Madd_n1093_cy<1>)
    MUXCY:CI->O
                       1 0.023 0.000 b to bRNS chip/Madd n1093 cy<2>
(b to bRNS_chip/Madd_n1093_cy<2>)
                       MUXCY:CI->O
(b to bRNS chip/Madd n1093 cy<3>)
    MUXCY:CI->O
                      1 0.023 0.000 b to bRNS chip/Madd n1093 cy<4>
(b_to_bRNS_chip/Madd_n1093_cy<4>)
    MUXCY:CI->O
                       1 0.023 0.000 b to bRNS chip/Madd n1093 cy<5>
(b to bRNS chip/Madd n1093 cy<5>)
    XORCY:CI->O
                     26 0.370 0.799 b_to_bRNS_chip/Madd_n1093_xor<6>
(b to bRNS chip/n1093<6>)
                          0.097 0.683
    LUT6:I0->O
                       1
b_to_bRNS_chip_Mram_BUS_0079_PWR_7_o_wide_mux_250_OUT18111
(b_to_bRNS_chip_Mram_BUS_0079_PWR_7_o_wide_mux_250_OUT1811)
LUT6:I1->O 1 0.097 0.295
b_to_bRNS_chip_Mram_BUS_0079_PWR_7_o_wide_mux_250_OUT18113
(b_to_bRNS_chip_Mram_BUS_0079_PWR_7_o_wide_mux_250_OUT18112)
```

```
LUT6:I5->0
                       1 0.097 0.295
b_to_bRNS_chip_Mram_BUS_0079_PWR_7_o_wide_mux_250_OUT18117
(b_to_bRNS_chip/BUS_0079_PWR_7_o_wide_mux_250_OUT<3>)
    LUT2:I1->0
                      1 0.097 0.000 b to bRNS chip/Madd n1114 lut<3>
(b_to_bRNS_chip/Madd_n1114_lut<3>)
    MUXCY:S->O
                       1
                          0.353 0.000 b to bRNS chip/Madd n1114 cy<3>
(b_to_bRNS_chip/Madd_n1114_cy<3>)
    MUXCY:CI->O
                       1 0.023 0.000 b to bRNS chip/Madd n1114 cy<4>
(b_to_bRNS_chip/Madd_n1114_cy<4>)
                       1 0.023 0.000 b to bRNS chip/Madd n1114 cy<5>
    MUXCY:CI->O
(b_to_bRNS_chip/Madd_n1114_cy<5>)
XORCY:CI->O 27 0.370 0.799 b_to_bRNS_chip/Madd_n1114_xor<6>
(b to bRNS chip/n1114<6>)
    LUT6: I0->0
                       1 0.097 0.683
b_to_bRNS_chip_Mram_BUS_0087_PWR_7_o_wide_mux_266_OUT18111 (b_to_bRNS_chip_Mram_BUS_0087_PWR_7_o_wide_mux_266_OUT1811)
LUT6:I1->O 1 0.097 0.295
b_to_bRNS_chip_Mram_BUS_0087_PWR_7_o_wide_mux_266_OUT18113
(b_to_bRNS_chip_Mram_BUS_0087_PWR_7_o_wide_mux_266_OUT18112)
    LUT6:I5->O
                      1 0.097 0.295
b_to_bRNS_chip_Mram_BUS_0087_PWR_7_o_wide_mux_266_OUT18117
(b_to_bRNS_chip/BUS_0087_PWR_7_o_wide_mux_266_OUT<3>)
                      1
                          0.097
                                 0.000 b to bRNS chip/Madd n1126 lut<3>
    LUT2:I1->0
(b_to_bRNS_chip/Madd_n1126_lut<3>)
    MUXCY:S->0 1 0.353 0.000 b to bRNS chip/Madd n1126 cy<3>
(b to bRNS chip/Madd n1126 cy<3>)
    (b_to_bRNS_chip/Madd_n1126_cy<4>)
    MUXCY:CI->O
                       1 0.023 0.000 b to bRNS chip/Madd n1126 cy<5>
(b_to_bRNS_chip/Madd_n1126_cy<5>)
    XORCY:CI->O
                     \overline{27}^{-} 0.370 0.799 b to bRNS chip/Madd n1126 xor<6>
(b to bRNS chip/n1126<6>)
                          0.097 0.683
    LUT6: I0->0
                       1
b_to_bRNS_chip_Mram_BUS_0091_PWR_7_o_wide_mux_274_OUT18111 (b_to_bRNS_chip_Mram_BUS_0091_PWR_7_o_wide_mux_274_OUT1811)
                      1 0.097 0.295
    LUT6:I1->O
b to bRNS_chip_Mram_BUS_0091_PWR_7_o_wide_mux_274_OUT18117
(b_to_bRNS_chip/BUS_0091_PWR_7_o_wide_mux_274_OUT<3>)
    LUT2:I1->0
                      1
                          (b_to_bRNS_chip/Madd_n1132_lut<3>)
                      MUXCY:S->O
(b to bRNS chip/Madd n1132 cy<4>)
    (b_to_bRNS_chip/Madd_n1132_cy<5>)
    MUXCY:CI->O
                       1 0.023
                                0.000 b to bRNS chip/Madd n1132 cy<6>
(b_to_bRNS_chip/Madd_n1132_cy<6>)
    XORCY:CI->O
                       1 0.370 0.279 b to bRNS chip/Madd n1132 xor<7>
(b to bRNS chip/n1132<7>)
    RAMB18E1:ADDRARDADDR10 0.442
b_to_bRNS_chip_Mram_BUS_0093_PWR_7_o_wide_mux_278_OUT
   _____
   Total
                         14.140ns (5.417ns logic, 8.723ns route)
                                 (38.3% logic, 61.7% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
 Total number of paths / destination ports: 32 / 32
 Source:
            0.640ns (Levels of Logic = 1)
 Source: cRNS_to_c_chip/result_31 (FF)
Destination: c<31> (PAD)
Source Clock: clk rising
 Data Path: cRNS_to_c_chip/result_31 to c<31>
                           Gate Net
                          Delay Delay Logical Name (Net Name)
   Cell:in->out
                  fanout
```

```
FD:C->Q 1 0.361 0.279 cRNS_to_c_chip/result_31
(cRNS_to_c_chip/result_31)
ORUF:T->0
0.000
                                      c 31 OBUF (c<31>)
                          0.640ns (0.361ns logic, 0.279ns route)
   Total
                                 (56.4% logic, 43.6% route)
Cross Clock Domains Report:
Clock to Setup on destination clock clk
-----
| Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|
-----
           94.013|
______
Total REAL time to Xst completion: 272.00 secs
Total CPU time to Xst completion: 267.37 secs
Total memory usage is 605888 kilobytes
Number of errors : 0 ( 0 filtered)
Number of warnings : 2 ( 0 filtered)
Number of infos : 202 ( 0 filtered)
```

10. Энергопотребление схемы в Ваттах (содержимое таблиц XPower Analyzer среды проектирования).






Схема имеет энергопотребление 0.083 Ватта


11. Экранный снимок или распечатка результата работы компьютерной программы при введенных тестовых данных из пункта 3 отчета.



Результат совпадает с тестовым решением

12. Исследование модели





13. Выводы о проделанной работе.

Мы разработали и реализовали в среде проектирования СБИС Xilinx ISE 14.7 принципиальную схему устройства рассчитывающую значения арифметической функции, выполняющую все промежуточные расчеты в системе остаточных классов (СОК), синтезировали схему, проверили ее работоспособность на нескольких тестовых наборах входных данных. Схема является экспериментальной и может быть усовершенствована (все компоненты).