





# Switching circuits and logic Design

## \* References

→ Zvi Kohavi & N.K. Jha (Switching &  
- Cambridge 3<sup>rd</sup> edition finite Automata  
Theory).



→ Fundamentals of logic Design  
- Roth, Thompson.

→ Digital Design by Morris Mano, Pearson  
↳ \* Digital Design — any book.



$x_i \rightarrow T(1) \Rightarrow x_i$  is switching variable  
 $x_i \rightarrow F(0)$

$x_i = 0$ , iff  $x_i \neq 1$   
 $x_i = 1$ , iff  $x_i \neq 0$



\* Power consumption in CMOS is lesser than NMOS & PMOS because at any time only one of the transistors is on in CMOS. So there's no path from V<sub>D</sub> to ground.

\* SSI - Small scale Integration

MSI - Medium "


LSI - Large "

VLSI - Very Large "

VVLSI - Very Very Large "

ULSI - Ultra Large "

\*



$$\lambda = \frac{1}{2} (\text{channel length})$$

$\lambda$  values available are  $1\mu, 0.25\mu, 0.18\mu, 0.13\mu$

\* Switching Variable  $X^0 \rightarrow 1$

using switches, we get  
AND  
OR  
NOT

\* Combination Ckt. Design

→ present output depends on present input

\* Number systems and Codes:

$$\rightarrow \text{If } N_b = (a_{q-1} a_{q-2} \dots a_0) \cdot (a_{-1} a_{-2} \dots a_{-p}), \quad \text{decimal point.}$$

$$\text{Then } N_b = a_{q-1} b^{q-1} + a_{q-2} b^{q-2} + \dots + a_0 b^0$$

$$+ a_{-1} b^{-1} + a_{-2} b^{-2} + \dots + a_{-p} b^{-p}$$

$$N_b = \sum_{i=-p}^{q-1} a_i b^i$$

$$\text{each } 0 \leq a_i \leq b-1$$

Hexadecimal - 16  $\rightarrow$  0, 1, 2, ..., 9, A, B, C, D, E, F

\*  $b_1 > b_2$

$$N_{b_1} = a_{q-1} b_2^{q-1} + a_{q-2} b_2^{q-2} + \dots + a_0 b_2^0$$

representation of N in base  $b_1$ .

$$\frac{N_{b_1}}{b_2} = (a_{q-1} b_2^{q-2} + a_{q-2} b_2^{q-3} + \dots + a_1) + \frac{a_0}{b_2}$$

$$N_{b_1} = b_2 Q_0 + a_0$$

$$\therefore N_{b_1} = (a_{q-1} \dots a_2 a_1 a_0)_{b_2}$$

Ex:  $\frac{34_{10}}{2} = 17 \cancel{+ 0} + 0$

$$\frac{17_{10}}{2} = 8 + 1$$

$$\frac{8_{10}}{2} = 4 + 0 \equiv 1000_{10}$$

$$\frac{4_{10}}{2} = 2 + 0$$

$$\frac{2_{10}}{2} = 1 + 0$$

$$\frac{1_{10}}{2} = 0 + 1$$

For the RHS of decimal point,  $-(P-1)$

$$N_{b_1} \times b_2 = a_{-1} + a_{-2} b_2^{-1} + a_{-3} b_2^{-2} + \dots + a_{-P} b_2^{-P}$$

$$34.12_{10} \equiv 100010.00010\dots$$

$$\Rightarrow 0.12 \times 2 = \underline{\underline{0.24}}$$

$$0.24 \times 2 = \underline{\underline{0.48}}$$

$$0.48 \times 2 = \underline{\underline{0.96}}$$

$$0.96 \times 2 = \underline{\underline{1.92}}$$

$$0.92 \times 2 = \underline{\underline{1.84}}$$

<u>Decimal</u>	<u>Binary</u>
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

$$\text{if } N = x_4x_3x_2x_1$$

$$N = w_4x_4 + w_3x_3 + w_2x_2 + w_1x_1$$

$w_1, w_2, w_3, w_4 \rightarrow$  weights associated (place value)

$$N = (x_4x_3x_2x_1)_8 = x_48^3 + x_38^2 + x_28 + x_18^0$$

$$8^3 8^2 8^1 8^0 \quad x_i = 0, 1, 2, \dots, 7$$

### \* Binary to Octal

$$\overbrace{0}^1 \overbrace{0}^3 \overbrace{1}^5 \overbrace{0}^1 \overbrace{1}^5 \overbrace{1}^5 \overbrace{0}^1_2 = (135)_8$$

$$\overbrace{1}^5 \overbrace{0}^1 \overbrace{1}^5 \overbrace{1}^5 \overbrace{0}^1_2 = (5D)_{16}$$

### \* Weighted code

8421-Code  $\leftarrow$  Binary system is called

BCD code  $\rightarrow$  Binary Coded Decimal Code.

weights / place values

Decimal	2421 Code	6421 Code
0	0000	0000
1	0001	0101
2	0010/1000	0010
3	0011/1001	1001/0111
4	0100/1010	
5	0101/1011	
6	0110/1100	
7	0111/1101	
8	1110	
9	1111	

## \* Non-weighted codes

<del>Excess-3</del> Decimal	Excess-3	Cyclic Code
0	0011	
1	0100	
2	0101	
3	0110	
4	0111	
5	1000	
6	1001	
7	1010	
8	1011	
9	1100	

Cyclic code → Two consecutive codes differ in only one digit.

Gray code → popular cyclic code.

1-bit	2-bit	3-bit	4-bit
0	00	000	0000
	01	001	0001
1	11	011	0011
	10	010	0010
		110	0110
		111	0111
		101	0101
		100	0100
			1100
			1101
			1111
			1110
			1010
			1011
			1001
			1000

↑ 2-bit code reverse                            → 3-bit code

↑ 2-bit code reverse                            → 3-bit code reverse

Decimals	Gray code	Binary
0	000	000
1	001	001
2	011	010
3	010	011
4	110	100
5	111	101
6	101	110

n-bit Binary to n-bit Gray code (G). Conversion

(B)


$$\text{B}_n \rightarrow G_n$$

$$G_i = B_i \oplus B_{i+1}$$

digits in  $G_n$       digits in  $B_n$

$$\begin{array}{cccccc} b_5 & b_4 & b_3 & b_2 & b_1 & b_0 \\ \oplus & 0 & 1 & 0 & 1 & 1 & 0 \\ \hline & 1 & 1 & 1 & 0 & 1 & 1 \\ & g_5 & g_4 & g_3 & g_2 & g_1 & g_0 \end{array} \rightarrow B$$

## \* Switching Algebra



parameters to be considered

- Time taken
- Area or Hardware
- Power.

\*  $\{0, 1\}$ ,  $\{+, \cdot, \bar{\cdot}\}$   
OR AND Complement

\* Basic Complements

\* Basic Properties

→ Idempotency

$$x + x = x$$

$$x \cdot x = x$$

→ Commutative

$$x + y = y + x$$

$$x \cdot y = y \cdot x$$

→ Associative

$$(x + y) + z = x + (y + z)$$

$$(x \cdot y) \cdot z = x \cdot (y \cdot z)$$

→ Distributive

Product ( $\cdot$ ) is distributive over sum ( $+$ ).  
& sum ( $+$ ) is distributive over product ( $\cdot$ )

$$x+y \cdot z = (x+y) \cdot (x+z)$$

$$x \cdot (y+z) = (x \cdot y) + (x \cdot z)$$

x	y	z	$x+y+z$	$(x+y) \cdot (x+z)$
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	1	1
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

### \* Simplification Rules

$$x+1 = 1 = 1+x$$

$$x+0 = x = 0+x$$

$$x \cdot 1 = x = 1 \cdot x$$

$$x \cdot 0 = 0 = 0 \cdot x$$

### Absorption

$$x+xy = x$$

$$x \cdot (x+y) = x$$

$$x+x' = 1$$

$$x \cdot x' = 0$$

### Consensus

$$xy + x'z + yz = xy + \cancel{xz} + x'z$$

$$(x+y) \cdot (x'+z) \cdot (y+z) = (x+y) \cdot (x'+z)$$

$$\text{Proof:- } xy + x'z + yz$$

$$= xy + x'z + yz \cdot (x+x')$$

$$= xy + xyz + x'yz + x'z$$

$$= xy + x'z.$$

$$\begin{aligned}
 & (x+y) \cdot (x'+z) \cdot (y+z) \\
 &= (x+y) \cdot (x'+z) \cdot ((y+z) + x \cdot x') \\
 &= (x+y) \cdot (x'+z) \cdot (y+z+x) \cdot (y+z+x') \\
 &= (x+y) \cdot ((x+y)+z) \cdot (x'+z) \cdot ((x'+z)+y) \\
 &= (x+y) \cdot (x'+z)
 \end{aligned}$$

\* If  $f_1, f_2$  are two switching expressions.

$$f_2, f_1 = \{x_1, \dots, x_n, +, \cdot, 1\}$$

meaning is  $f_1, f_2$  are func's of  $x_1, \dots, x_n$   
with operators  $+, \cdot, 1$

$$f_1 \leq^{\circ}_0 f_2$$

then  $f_1 \cdot f_2, f_1 + f_2, f_1', f_2'$  are all switching expressions

$xyz$	$f$
0 0 0	0 $\rightarrow x'y'z'$
0 0 1	0 <del><math>\rightarrow x'yz</math></del>
0 1 0	0
0 1 1	0
1 0 0	1 $\rightarrow xy'z'$
1 0 1	0
1 1 0	0
1 1 1	1 $\rightarrow xyz$

Q. If  $f_1 = x'y'z' + xy'z' + xyz$

$$f_2 = xyz + y'z' \rightarrow \text{sum of products expression.}$$

$\Rightarrow f_1$  is equivalent to  $f_2$

Check it.

\* Canonical form of Switching function

All the terms of the expression have all the literals in their ~~normal~~ <sup>normal</sup> form or complemented form.

For any expression, there will be only one canonical form.

→ If a product term contains all the variables like in normal or complemented form, it's called Minterm.

→ " Sum " " " "  
" " " " "  
Maxterm.

### \* Shanon's Expansion Theorem/Decomposition

Theorem:-

$$\begin{aligned} f(x_1, x_2, \dots, x_n) &= x_1 \cdot f(1, x_2, x_3, \dots, x_n) \\ &\quad + x_1' \cdot f(0, x_2, x_3, \dots, x_n) \\ &= (x_1 + f(0, x_2, x_3, \dots, x_n)) \\ &\quad \cdot (x_1' + f(1, x_2, x_3, \dots, x_n)) \\ &= x_1 x_2 \cdot f(1, 1, x_3, x_4, \dots, x_n) + x_1 x_2' \cdot f(1, 0, x_3, x_n) \\ &\quad + x_1' x_2 \cdot f(0, 1, x_3, \dots, x_n) + x_1' x_2' \cdot f(0, 0, x_3, \dots, x_n). \end{aligned}$$

### \* De Morgan's Theorem for Complementation:

$$\begin{aligned} (x+y)' &= x' \cdot y' \\ (x \cdot y)' &= x' + y' \end{aligned}$$

### \* Dual:

$$\begin{aligned} f(x_1, x_2, \dots, x_n, +, \cdot, 0, 1) \\ = f_D(x_1, x_2, \dots, x_n, \cdot, +, 1, 0) \\ \text{Dual of } f \end{aligned}$$


\* All switching expressions of a two variable function:

$$f(x, y) = a_0 x'y' + a_1 x'y + a_2 xy' + a_3 xy$$

$$a_i: 0/1$$

$a_0 \ a_1 \ a_2 \ a_3$	$f(x, y)$	Name
0 0 0 0	0	Inconsistency
0 0 0 1	$xy$	AND
0 0 1 0	$x'y'$	-
0 0 1 1	$x'y' + xy$ $= x$	-
0 1 0 0	$x'y$	-
0 1 0 1	$y$	-
0 1 1 0	$x'y + xy'$	XOR
0 1 1 1	$x+y$	OR
1 0 0 0	$x'y'$	NOR
1 0 0 1	$x'y' + xy$	(XNOR) equivalence
1 0 1 0	$y'$	-
1 0 1 1	$x+y'$	$y \rightarrow x$ (Implication)
1 1 0 0	$x'$	NOT
1 1 0 1	$x'+y$	$x \rightarrow y$ (Implication)
1 1 1 0	$x'+y'$	NAND
1 1 1 1	1	Tautology.

\* AND OR  
AOI2 Input gates 2



## \* Functionally Complete set of operations :-

Canonical form of Switching expressions <sup>SOP</sup>  
<sup>POS</sup>

$$\begin{aligned}
 f(x,y,z) &= x + y'z = x \cdot 1 \cdot 1 + y'z \cdot 1 \\
 &= x \cdot (y + y') \cdot (z + z') + y'z (x + x') \\
 &= xyz + xyz' + xy'z + xy'z' + x'y'z + x'y'z' \\
 &= xyz + xyz' + xy'z + xy'z' + x'y'z
 \end{aligned}$$

↓  
Canonical SOP

$$\begin{aligned}
 f(x,y,z) &= (x+y) \cdot (y'+z) \\
 &= ((x+y) + z \cdot z') \cdot (y'+z) + x \cdot x' \\
 &= (x+y+z) \cdot (x+y+z') \cdot (y'+z+x) \cdot (y'+z+x')
 \end{aligned}$$

↓  
Canonical POS.

$$\text{SOP} = \Sigma(0,5,6,7) = x'y'z' + xy'z + x'y'z$$

↓  
Minterms

using AND( $\cdot$ ), OR( $+$ ), NOT( $'$ ), we can represent  
 all the switching expressions  
 $\Rightarrow$  Functionally complete set of operations


Defn:- A set of operations is functionally complete if any switching expression (SOP/POS)  
 can be represented & realized by ~~use~~ these operations.

$$\{\cdot, +, '\} \text{ (or)} \underbrace{\{\cdot, '\}}_{\text{since } (A+B)' = A'B'} \underbrace{\{+, '\}}_{(AB)' = A'+B'}$$


\* NAND is functionally complete  
 NOR " "

Q. Show that NOR is functionally complete

E.  $(A+B)'$




$(A+A)' = A'$





\* Check ~~if~~  $f(A'B)$  is functionally complete.


S.  $f(A'B)$



$f(A'B)$  together with a constant state '1' is functionally complete.



\* AOI  $\rightarrow$



Q. Check whether the ~~given~~ given switching expression is functionally complete or not.

$$f(x,y,z) = xyz + x'yz + x'y'z + x'y'z' + x'y'z$$

\*  $f = \sum(0,1,2,3,7)$

$$f' = \sum(4,5,6) = xy'z' + x'y'z + xy'z$$


## \* Analogy b/w Switching Algebra & Boolean algebra

Set of objects/variables =  $\{a_1, b_1, c_1, d_1\}$

Set of operations =  $\{f_1, f_2, f_3\}$

Set of variables =  $\{a_2, b_2, c_2, d_2\}$

Set of operations =  $\{f'_1, f'_2, f'_3\}$



Isomorphic Algebraic systems

→ switching Algebra is 2-valued Boolean Algebra.

## \* Boolean Algebra:-

Boolean algebra is a distributive,  
complemented lattice.  
lattice → <sup>complementation.</sup> Commutative,  
associative,  
idempotent.

→ A Boolean Algebra 'B' is a set of variables  $\{a, b, c, \dots\}$  and a set of operations  $\{+, \cdot\}$  that satisfy <sup>the properties of</sup> idempotent, Commutative, absorption, and associative and mutually distributive.

→ There are two bounds 0 (least) and 1 (greatest).

→ It has a unary operation of complementation

\* complementation is Unique

$$a + a' = 1 \quad a' \text{ is the complement}$$
$$a \cdot a' = 0 \quad \text{of } a$$

Proof:- \* Let there are two complements of  $a$  and they are  $b_1$  &  $b_2$ .

$$\Rightarrow a + b_1 = 1 \quad a + b_2 = 1$$
$$a \cdot b_1 = 0 \quad a \cdot b_2 = 0$$

$$b_1 = b_1 \cdot 1 \quad ; \quad b_2 = b_2 \cdot 1$$
$$b_1 = b_1 \cdot (a + b_2) \quad ; \quad = b_2 \cdot (a + b_1)$$
$$b_1 = b_1 \cdot a + b_1 \cdot b_2 \quad ; \quad = b_1 \cdot b_2$$
$$b_1 = b_1 \cdot b_2 \quad \Rightarrow$$

$$\Rightarrow b_1 = b_2 = b_1 \cdot b_2$$

$\Rightarrow$  complement is Unique.

\* Show that  $B \cdot A$  satisfies DeMorgan's rule.

Proof:  $(a+b)(a' \cdot b') = 0$        $a+b+a'b' = 1$

~~$a-a+ab+ba+b'b=0$~~        $(a+b)+a' \cdot b' = 1$

$a \cdot a' \cdot b + b \cdot a' \cdot b' = 0$        $(a+b+a) \cdot (a+b+b') = 1$

$0 + 0 = 0$        $1 \cdot 1 = 1$

$0 = 0 \checkmark$        $1 = 1 \checkmark$

$$(a \cdot b) \cdot (a' + b) = 0$$

$$ab a' + ab b = 0$$

$$0 = 0 \checkmark$$

$$(a \cdot b) + (a' + b) = 1$$

$$(a' + b + a) \cdot (a' + b + b) = 1$$

$$1 \cdot 1 = 1$$

$$1 = 1 \checkmark$$

	0	1	a	$a' = b$
+	0	1	a	b
0	0	1	a	b
1	1	1	1	1
a	a	1	a	1
$a'$	b	1	1	b

	0	0	0	0
*	0	0	a	b
1	0	1	a	0
a	0	a	a	0
$a'$	b	0	0	b

\* Switching Algebra a is 2-valued Boolean Algebra.

$$* \text{ XOR} = \text{EXOR} = x \oplus y = xy' + x'y.$$

\*  $\oplus, \{A, B, C\}$

If  $A \oplus B = C$ , then  $A \oplus C = B$

Proof:  $A \oplus C = A \oplus \cancel{A \oplus B}$ .

$$\begin{aligned}
 &= AC' + A'C \\
 &= A(AB' + A'B) + A'(AB + A'B) \\
 &= A \cdot (A' + B) \cdot (A + B') + A'B \\
 &= A \cdot (A'B' + AB) + A'B \\
 &= AB + A'B \\
 &= B
 \end{aligned}$$

$$\begin{aligned}
 &\text{Commutative} & A \oplus B &= B \oplus A \\
 &\text{Associative} & A \oplus (B \oplus C) &= (A \oplus B) \oplus C \\
 &&& \{., \oplus\} \\
 &\text{Distributive} & A \cdot (B \oplus C) &= A \cdot B \oplus A \cdot C \\
 &&& \text{check for } \{+, \oplus\}.
 \end{aligned}$$

Kohavi

3.3(d) Simplify

$$\begin{aligned}
 &(a + a'b) + a'b'c' + a'b'c'd' + \dots \\
 &= (a + a') \cdot (a + b) + a'b'c + \dots \\
 &= (a + b) + (a + b)'c + a'b'c'd + \dots \\
 &= a + b + c + a'b'c'd + \dots \\
 &= a + b + c + d + \dots
 \end{aligned}$$

3.4(b) Find by inspection the complement of the following and simplify:-

$$\begin{aligned}
 & (x + y'z') \cdot (y + x'z') \cdot (z + x'y') \\
 \Leftrightarrow & \left[ (x + y'z') \cdot (y + x'z') \cdot (z + x'y') \right]' \\
 = & (x + y'z')' + (y + x'z')' + (z + x'y')' \\
 = & \cancel{x'yz} + \cancel{x'y'z} + \cancel{x'yz} \\
 = & x' \cdot (y + z) + y' \cdot (x + z) + z' \cdot (x + y) \\
 = & x'y + x'z + y'x + y'z + z'x + z'y \\
 = & x \oplus y + x \oplus z + y \oplus z
 \end{aligned}$$

3.5(b) Validate :-

$$LHS = xy + x'y' + x'y z = xyz' + x'y' + yz$$

$$\begin{aligned}
 LHS &= xy + x'y' + x'y z \\
 &= \cancel{xy} \cdot (z + z') + \cancel{x'y'} \cdot (z + z') + \cancel{xyz} \\
 &= \cancel{xyz} + \cancel{xy}z' + \cancel{x'y'}z + \cancel{x'y'z'} + \cancel{xyz} \\
 &= \cancel{x'y} + x'(y' + yz) = x'y' + y(x + x'z) \\
 &= xy + x'(y' + z) = x'y' + y(x + z) \\
 &= \cancel{xy} + \cancel{x'y} + \cancel{x'z} = x'y' + xy + yz
 \end{aligned}$$

$$\begin{aligned}
 RHS &= xyz' + x'y' + yz \\
 &= xy z' + yz + x'y' \\
 &= y(xz' + z) + x'y' \\
 &= y(z + x) + x'y' \\
 &= yz + xy + x'y'
 \end{aligned}$$

~~3.6 If  $AB = AC$~~

3.7 Find A, B, C, D by solving the following equations.

$$A' + AB = 0$$

$$AB = AC$$

$$AB + AC' + CD = C'D.$$

$$8 \quad A' + AB = 0$$

$$\Rightarrow A' + B = 0$$

$$A' = 0, \quad B = 0$$

$$\Rightarrow A = 1, \quad B = 0$$

$$AB = AC \Rightarrow 0 = C \Rightarrow C = 0$$

$$0 + 1 + 0 = D$$

$$\boxed{D = 1}$$

3.20 A safe has five locks ~~V, W, X, Y, Z~~ all of which must be unlocked for the safe to open. The keys to the locks are distributed among five executives in the following way

A has key for locks V & X

B " " " V & Y

C " " " W & Y

D " " " X & Z

E " " " V & Z


(a) Determine number of executives required to open the safe.

(b) Who is "essential executive" without whom the safe cannot be opened?

(c) Find all the combinations of executives that can open the safe.

	v	w	x	y	z
Essentials					
A	✓		✓		
B	✓			✓	
C		✓		✓	
D			✓		✓
E	✓				✓

(C)  $CAD + CAE + BCD + CDE$   
OR



\* Algebraic properties used to minimize the s/w expression

→ Minimal Expression

→ Irredundant Expression

1. Min. no. of literals in the expression.

2. Min. no. of terms

\*  $f = \sum(2, 0, 4, 3, 7, 5)$

Truth table

$$f(x, y, z) = \underline{x'y'z'} + \underline{x'y'z'} + \underline{xy'z}$$

$$+ \underline{x'y'z} + \underline{xy'z} + \underline{x'y'z}$$

$$\cancel{x'y'z'} + \cancel{x'y'z'} + \cancel{xy'z} + \cancel{x'y'z}$$

$$= x'z' + xy' + yz - \text{Irredundant & Minimal}$$

input			output
x	y	z	
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

$$(01) \quad x'y'z' + x'y'z + xy'z' + xy'z + xyz + xyz'$$


$$= x'y + y'z + xz \rightarrow \text{Irredundant}$$

& Minimal also.

\* Karnaugh Map      method of minimization


$$Aa + Aa' = A$$

$$f = \sum(2, 0, 4, 3, 7, 5)$$




~~Cube~~  $2^m$  adjacent cells block is called cube.  
 $m = 1, 2, 3, \dots$


If  $f$  is an  $n$ -variable funcn and we can identify a  $2^m$  cube then the minimized term has  $(n-m)$  literals.



$$f = \sum(4, 5, 6, 8, 12, 13, 14, 15)$$



AND-OR expression




\*  $f(a, b, c, d, e)$


		cde							
		000	001	011	010	110	111	101	100
ab		00	✓					✓	
		01		X		X	.		
		11							
		10							

also  
✓ - adjacent  
X - adjacent


\* AOI



\* Multiplexer - Data selector



$s'D_0 + sD_1 \leftarrow s=0, D_0 \text{ is selected}$   
 $s=D_1, \text{ is selected}$




n - Inputs  $\Rightarrow$  Select line  $\Rightarrow \log_2 n$

\* Adder

$$S = A \oplus B \oplus C = ABC + ABC' + A'B'C + A'B'C'$$

\*  $4 \times 1$  MUX

$$= S_0' S_1 D_0 + S_0 S_1' D_1 + S_0 S_1 D_2 + S_0 S_1' D_3$$



$$f = ABC + A'B'C' + ABC' + A'B'C$$


$$\begin{array}{l} D_0 = 1 \\ D_1 = 1 \\ D_2 = 1 \\ D_3 = 1 \end{array}$$

→ Here A, B, C are inputs  
and ~~A, B~~ selection inputs


Q2

\* For n-variable func<sup>n</sup> to be realized we need  $2^n \times 1$  MUX since the n-variables will be in n-select lines.

$$\rightarrow f(x, y, z, w) = x'y'zw + x'y'z'w + xy'z'w + xy'zw + xyzw$$



x	y	z	w	f
0	0	0	0	0 = x
0	0	0	1	0 = 1
0	0	1	0	1 = x'
0	0	1	1	0 = x
0	1	0	0	0 = 0
0	1	0	1	1 = x'
0	1	1	0	0 = 0
0	1	1	1	0 = x
1	0	0	0	1 = x
1	0	0	1	0 = 1
1	0	1	0	0 = x'
1	0	1	1	1 = x
1	1	0	0	0 = x'
1	1	0	1	0 = 0
1	1	1	0	0 = x'
1	1	1	1	1 = x



n-Variable func<sup>n</sup> with  
n-1 select lines

## \* Minimization with product of sum Expression.

	$wx'$	$wx$	$wy$	$wz$
$wx'$	00	01	11	10
00	0	0	0	0
01	1	0	1	0
11	0	0	0	1
10	0	1	0	0

$$f = w'x'y'z + w'x'yz + wx'yz' + wx'y'z$$


$$f = (w+x) \cdot (x+y') \cdot (w+y+z) \cdot (w+y+z') \\ \cdot (w+x'+z') \cdot (x'+y+z')$$

## \* ~~Ex~~Ex

BCD to excess-3 converter:-

Decimal	BCD	Excess - 3
0	0000	0011
1	0001	0100
2	0010	0101
3	0011	0110
4	0100	0111
5	0101	1000
6	0110	1001
7	0111	1010
8	1000	1011
9	1001	1100

Input Not Possible	10	1010	1100
11	1011	1100	1100
12	1100	1100	1100
13	1101	1101	1101
14	1110	1110	1110
15	1111	1111	1111



## K-Maps for f<sub>1</sub>

without don't care

wx \ yz	00	01	11	10
00	1	0	0	1
01	1	0	0	0
11	0	0	0	0
10	1	0	0	0

10, 11, 12, 13, 14, 15  $\rightarrow$  Don't care  
with Point care

wx \ yz	00	01	11	10
00	1	0	0	1
01	1	0	0	1
11	X	X	X	X
10	1	0	X	X

$$f_1 = w'z' + x'y'z'$$

f<sub>2</sub>

without don't care

wx \ yz	00	01	11	10
00	1	0	1	0
01	1	0	1	0
11	X	X	X	X
10	1	0	X	X

$$f_2 = y'z' + yz$$

f<sub>3</sub>

without don't care

wx \ yz	00	01	11	10
00	0	1	1	1
01	1	0	0	0
11	X	X	X	X
10	0	1	X	X

$$f_3 = x'z + x'y + xy'z'$$

f<sub>4</sub>

without don't care

wx \ yz	00	01	11	10
00	0	0	0	0
01	0	1	1	1
11	X	X	X	X
10	1	1	X	X


$$f_4 = w + xz + xy$$

$$f_1 = z'$$

$$f_2 = y'z' + yz$$

$$f_3 = x'z + x'y + xy'z'$$

$$f_4 = w + xy + xz$$



\* ~~Map-entered variable~~

\* K-Map with Map-entered variable:-

$wx \backslash yz$	00	01	11	10
00	1	A	A	0
01	0	1	C	0
11	A'	1	1	0
10	B	1	B'	1

~~f(w,x,y,z,A,B,C)~~

↓ to solve

First put all the variables '0'

~~consider A & A' to be different~~  
i.e. BOTH can be put '0'  
at the same time.

$$\Rightarrow f = w'y!z + w'x'y_2 + w_1x'y_2 \\ + w_1x'y_2 + w_1x'y_2$$

NOW, change the terms formed by  $wx,y,z$  i.e previous i's to don't care.

$wx \backslash yz$	00	01	10	11
00	X	1	1	0
01	0	X	0	0
11	0	X	X	0
10	0	X	0	X

~~& other variables  
(A', B, B', C) = 0~~

$$f = A \cdot w'x'z$$

NOW put B as 1 & other 0  $\Rightarrow f = B \cdot$

" B' as 1 " 0

" C as 1 & " 0

" A' as 1 " 0

K-Map Map entered variables!

wx\yz	00	01	11	10
00	1	A	1	A
01	1	A'	1	B
11	B	C	0	C
10	1	0	1	0

Step 1: Put '0' in all the cells containing map-entered variables. Find the minimal expression using K-Map

~~f~~  $f_{wxyz}$

wx\yz	00	01	11	10
00	1	0	1	0
01	1	0	1	0
11	0	0	0	0
10	1	0	1	0

Step 2: (How f depends on A)

Make all other map entered variables '0'.  
Make all 1's as Don't cares. (don't touch the 0's)

Then get a minimal expression as a product of that particular map-entered variable (Here 'A') and expression we get from K-Map.

wx\yz	00	01	11	10
00	X'	1	X	1
01	X	0	X	0
11	0	0	0	0
10	X	0	X	0

$f_A \cdot f_A$

Step 3: Repeat Step 2 for A, B, B', C, - - -

$$\therefore f = f_{wxyz} + A \cdot f_A + A' \cdot f_{A'} + B \cdot f_B + B' \cdot f_{B'} \\ + C \cdot f_C$$

## \* Quine McClusky Method

Switching or Boolean expression

Minimal expression

Irredundant expression

↳ can't be reduced further

### Prime Implicants:

Let  $f(x_1, x_2, \dots, x_n)$  and  $g(x_1, x_2, \dots, x_n)$  are two switching func's

Now,  $f$  covers  $g$  if  $f$  contains a '1' everywhere where  $g$  does (in K-map)  $\Leftrightarrow f \geq g$   
or minterms

If  $f$  covers  $g$  &  $g$  covers  $f$ , then  $f$  &  $g$  are equivalent.

Let  $h(x_1, x_2, \dots, x_n)$  be a <sup>single</sup> product term

If  $f$  covers  $h$ , then it is said that  $\underline{h \rightarrow f}$ ,  
 $h$  is one implicant of  $f$ .

### Prime Implicant

A prime implicant  $P$  is a product term that implies the function  $f$  and dropping any literal from  $P$  produces another product term that does not imply  $f$ .

Ex: let's say  $P = w'x'y'z$

By making

$$P_1 = w'y'z$$


We are ~~actually~~ adding

$w'x'y'z$  to  $P$ . But that '1' may not be there in  $f$  to cover  $P$ .

wx	yz	00	01	11	10
00				1	
01				1	
11				1	
10				1	

## Essential Prime Implicants:

A prime implicant is essential, if it covers a cell(minterm) which is not covered by any other prime implicant.



Sum (union) of all essential prime implicants is one of the irredundant expression.

The expression formed by all the four prime implicants is minimal but not irredundant.

Sum (union) of all essential prime implicants is one of the irredundant expression.

## Theorem:

An irredundant Boolean expression is the sum (union) of all essential prime implicants.

Proof:- Let  $f_i$  be an irredundant expression which has an essential prime implicant  $P$ .


Assume if I drop one literal from  $P$ , then Assume the expression is not irredundant i.e it can be reduced

$\Rightarrow$  It leads to dropping a variable from  $P$ . & still covers  $f_i$

But it is a contradiction. since  $P$  is prime implicant

## Quine McClusky Method:

$$f = \sum m(0, 1, 2, 5, 7, 8, 9, 10, 13, 15)$$



Step 1:  $f = \sum m(0, 1, 2, 5, 7, 8, 9, 10, 13, 15)$

No. of 1's in Minterm	Group No.	minterm no. (m)	wxyz
0	1	0	0000
1	2	1 2 8	0001 0010 1000
2	3	5 9 10	0101 <del>0110</del> 1001 1010
3	4	7 13	0111 1101
4	5	15	<del>0111</del> 1111

Step 2:  
Adjacent two groups can be combined

m	Step 2 (combination)
0, 1	000 - ✓
0, 2	00 - 0 ✗
0, 8	- 000 ✗
1, 5	0 - 01 ✗
1, 9	- 001 ✗
2, 10	010 ✗
8, 9	100 - ✓
8, 10	10 - 0 ✗

5, 7	01 - 1 α
5, 13	-101
9, 13	1 - 0 1 x
7, 15	- 1 1 1
13, 15	1 1 - 1

Step 3:-

m	wxyz
0, 1, 8, 9	-00 - A = x'y'
0, 2, 8, 10	-0 - 0 B = x'z'
<del>0, 8, 15, 9</del>	<del>00</del>
1, 5, 9, 13	-- 01 C = y'z
5, 7, 13, 15	- 1 - 1 D = xz

→ No more minimization is possible.

$$f = A + B + C + D = x'y' + x'z' + y'z + xz$$

Method 2 (Minimization by Decimal Representation):

1. Difference of two minterms with different indices is power of 2.

2. If the minterm with smaller index (<sup>index = no. of 1's</sup>) is larger than the minterm with ~~smaller~~ larger index, then it cannot ~~be~~ be combined even if the difference b/w minterms is a power of 2.

3. Minterms with same indices are not considered.

$$f(v, w, x, y, z) = \sum (13, 15, 17, 18, 19, 20, 21, 23, 25, 27, 29, 31) + \sum_d (1, 2, 12, 24)$$

↓  
Don't care conditions.

Index	Minterms	variables						Groups of difference $\Delta_m$
		v	w	x	y	z		
1	1, 2	0	0	0	0	1	1, 17 (16) - A	
							2, 18 (16) - B	
2	12, 17, 18, 20, 24						12, 13 (1) - C	
							17, 19 (2) ✓	
							17, 21 (4) ✓	
							17, 25 (8) ✓	
							18, 19 (1) - D	
							20, 21 (1) - E	
3	13, 19, 21, 25						13, 15 (2) ✓	
							13, 29 (16) ✓	25, 27 (2) ✓
							19, 23 (4) ✓	25, 29 (4) ✓
							19, 27 (8) ✓	
							21, 23 (2) ✓	
							21, 29 (8) ✓	
4	15, 23, 27, 29						15, 31 (16) ✓	
							23, 31 (8) ✓	
							27, 31 (4) ✓	
							29, 31 (2) ✓	
5	31							

→ ~~(16)~~ In 1st & 2nd groups no 16, 15 there i.e.  
 In ~~(17)~~ (16) no matching difference  
 so A, B are prime implicants  
 17, 19, 13, 15 are not taken because low index but large number

$$17, 19, 21, 23 (2, 4) ✓$$

$$17, 19, 25, 27 (2, 8) ✓$$

$$17, 21, 25, 29 (4, 8) ✓$$

$$13, 15, 29, 31 (2, 16) — G$$

$$19, 23, 27, 31 (4, 8) ✓$$

$$21, 23, 29, 31 (2, 8) ✓$$

$$25, 27, 29, 31 (2, 4) ✓$$

~~17, 19, 21, 23, 25, 27, 29, 31~~ (2, 4, 8) → H

- 1, 17(16) - A
- 2, 18(16) - B
- 12, 13(1) - C
- 18, 19(1) - D
- 20, 21(1) - E
- 24, 25(1) - F
- 13, 15, 29, 31(2, 16) - G
- 17, 19, 21, 23, 25, 27, 29, 31(2, 4, 8) - H

\* To find "essential" prime implicants. Don't care are not included


	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
	13	15	17	18	19	20	21	23	25	27	29	31
$wxyz$	X											
$w'y'z$ - A		X										
$w'xz'$ - B			X									
$w'xy'$ - C	X											
$w'x'y$ - D			X	X								✓
$w'xy'$ - E					X	X						
$wx'y'$ - F							X					
$wxz$ - G	X	X										
$wz$ - H			X		X	X	X	X	X	X	X	✓

G, H, E, B (or) G, H, E, D




$$\therefore f = \sqrt{z} + wz + w'xy' + w'x'y^2$$

$$\begin{aligned} & \text{(or)} \\ & f = \sqrt{z} + wz + w'xy' + w'x'y \end{aligned}$$

## \* 7-segment Display:



## BCD to 7-segment Display



Decimal	BCD wxyz	f <sub>1</sub> f <sub>2</sub> f <sub>3</sub> f <sub>4</sub> f <sub>5</sub> f <sub>6</sub> f <sub>7</sub>						
		A	B	C	D	E	F	G
0	0000	1	1	1	1	1	1	0
1	0001	0	1	1	0	0	0	0
2	0010	1	1	0	1	1	0	1
3	0011	1	1	1	1	0	0	1
4	0100	0	1	1	0	0	1	1
5	0101	1	0	1	1	0	1	1
6	0110	1	0	1	1	1	1	1
7	0111	1	1	1	0	0	0	0
8	1000	1	1	1	1	1	1	1
9	1001	1	1	1	0	0	1	1

1011, 11  
13, 14, 15  
↓  
Don't care

$$f_1$$

$wx^y z^2$	00	01	10	11
00	1	0	1	1
01	0	1	1	1
10	x	x	x	x
11	1	1	x	x

$$f_1 = y + w + \cancel{x}z' + xz$$

not care  
not taken since  
inputs are given  
randomly erratic

$$f_1$$

$wx^y z^2$	00	01	11	10
00	1	0	1	1
01	0	1	1	1
11	0	0	0	0
10	1	1	0	0

$$f_1 = x'y'z' + w'y + \cancel{w'xz} + wx'y$$


### \* Method of minimization

$$f = \sum(1, 3, 4, 5, 6, 7, 10, 11, 12, 13, 14, 15, 18, 19, 20, 21, 22, 23, 25, 26, 27)$$

~~Minimal expression~~  
~~Minimal expression~~  
~~Pri.~~

First, simply & ~~find~~  
out minterms using

Method 2.  
After that, the following  
table



	1	3	4	5	6	7	10	11	12	13	14	15	18	19	20	21	22	23	25	26	27
$w'x = A$																					
$\sqrt{w}x = B$																					
$wx'y = C$																					
$w'w'y = D$																					
$wx'y = E$																					
$\sqrt{w}wy = F$																					
$x'yz = G$																					
$w'yz = H$																					
$w'yz = I$																					
$\sqrt{w}z = J$																					
$wx'z = K$																					

In the above step, we took only those minterms which are the only covers of some numbers  
 $A, B, J, K$

Step 2:

	10	11	18	19	26
$\checkmark C$			$\times$	$\times$	$\times$
$x \rightarrow D$			$\times$	$\times$	
$\checkmark E$	$\times$	$\times$			
$x \rightarrow F$	$\times$	$\times$			
$\checkmark G$		$\times$			$\times$
$x \rightarrow H$		$\times$			
$x \rightarrow I$			$\times$		

D, F, H, I are dominated prime implicants  
i.e all their minterms are covered by some other prime implicants.

= ~~They are subsets of other prime implicants~~

	10	11	18	19	26
$\checkmark C$			$\times$	$\times$	$\times$
$\checkmark E$	$\times$	$\times$			$\times$
G		$\times$		$\times$	

$\Rightarrow A, B, E, J, K, C, E$

$$f = w'x + v'x + v'w'z + vw'z + \cancel{vx'y} + wx'y$$

We get irredundant form but we lose some minimal terms due to this step

\*Ex)  $f(v, w, x, y, z) = \sum(0, 1, 3, 4, 7, 13, 15, 19, 20, 22, 23, 29, 31)$ .

S To not lose minterms. follow

	0	1	3	4	7	13	15	19	20	22	23	29	31
A	✓												
B	x	dominated											
C	✓		x		x		x			x	x		x
D									x	x			
E								x	x				
F			x						x				
G	✓	x	x										
H	x			x									
I	x	x											

	0	1	4	20	22
D				x	
E				x	x
F			x	x	
G		x			
H	x		x		
I	x	x			

two-valued variable which tells which of the above terms are included

$$P = (H+I) \cdot (G+I) \cdot (F+H) \cdot (E+F) \cdot (D+E)$$

$\uparrow_0$        $\uparrow_1$        $\uparrow_4$        $\uparrow_{20}$        $\uparrow_{22}$

$$= (\cancel{GH} + I)$$

$$= (GH + I) \cdot (F+H) \cdot (DE + E)$$

$$= (FI + HI + GH) \cdot (E + DF)$$

$$= (FI + HI + GH) \cdot (E + DF)$$

$$= EFI + EHI + EGH + DFI + DFHI \\ + DFGH$$

$\therefore$  function

$$f = A + C + (E+F+I)$$

$\Rightarrow$  (QV)

$$= A + C + (E+H+I)$$

$$= A + C + (E+G+H)$$


$$\stackrel{(QV)}{=} A + C + (D+F+I)$$

$\stackrel{(Q)}{=}$

$$A + C + (D+F+G+I) \times$$

(since it has four terms)

### \* sequential circuit Design :-




→ present output depends on present input & past history.

### \* Arithmetic Logic Unit (ALU) :-

$+,-,*,/,<,>$ , AND, OR, - - - - -



#### Design of 1-bit ALU:-

$$A_i = A, B_i = B \quad i = 0 \text{ to } 15 \quad [:\text{16 BIT}]$$



A	B	Sum
0	0	0
0	1	1
1	0	1
1	1	10

A	B	carry out	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



For Full adder,  $\text{Sum} = A \oplus B \oplus C$   
 $C_{\text{out}} = AB + BC + CA$


A	B	C	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$A - B$   
 $= A + (-B)$   
 $= A + (2^{\text{'s complement of } B})$   
 $= A + (1^{\text{'s complement of } B+1})$   
 $= A + \text{inv.}(B) + 1$   
 $\Rightarrow \text{initial carry for subtraction} = 1$


$$S_0 S_1 S_2 S_3$$

~~$$S_0 S_1 S_2 S_3 + S_0 S_1 S_2 + S_0 S_1 + S_0$$~~

$$f = S_0 S_3 + S_2 S_3 + S_1 S_3 + S_0 S_2 + S_1 S_2 + S_0 S_1 + S_0 S_0$$



← memory access → always time consuming  
← (multipath) clock → very fast



## \* Comparator

$<, =, >$

SSI  $\rightarrow$  AND, OR, NOT, NAND, NOR, -  $\overset{\text{chip}}{< 10}$  (*less than  
gates in a chip*)

MSI  $\rightarrow$   $< 100$

LSI  $\rightarrow$  few 1000

VLSI  $\rightarrow$   $> 10000$

~~→~~  $i^{\text{th}}$  stage 1-bit ALU

$x_1, y_1$

$$\xrightarrow{\text{by}} f_2 = x_1 y_1 + x_1' y_1' \quad (\text{to say if } x_1 = y_1)$$

$$(x_1 > y_1) f_1 = x_1 y_1'$$

$$(x_1 < y_1) f_3 = x_1' y_1$$

$\rightarrow$  2-bit comparator

x      y  
 $x_1, x_2$      $y_1, y_2$

$x_1, x_2$	$y_1, y_2$	$f_1$	$f_2$	$f_3$
0 0	0 0	0	1	0
0 0	0 1	0	0	1
0 0	1 0	0	0	1
0 0	1 1	0	0	1
0 1	0 0	1	0	0
0 1	0 1	0	1	0
0 1	1 0	0	0	1
0 1	1 1	0	0	1
1 0	0 0	1	0	0
1 0	0 1	1	0	0
1 0	1 0	0	1	0
1 0	1 1	0	0	1
1 1	0 0	1	0	0
1 1	0 1	1	0	0
1 1	1 0	1	0	0
1 1	1 1	0	1	0

$x_1 x_2$	00	01	11	10
00	2	3	(3)	3
01	1	2	2	1
11	1	1	3	2
10	1	1	3	2

for  $f_2 = 1$

$$f_1 = x_1 y_1 + x_1 x_2 y_2' + x_2 y_1' y_2 = x_1 y_1 + x_2 y_2' (x_1 + y_1)$$

$$f_2 = x_1' x_2' y_1' y_2' + x_1' x_2 y_1' y_2 + x_1 x_2' y_1 y_2' + x_1 x_2 y_1 y_2$$


$$= x_1' y_1' (x_2' y_2' + x_2 y_2) + x_1 y_1 (x_2' y_2' + x_2 y_2)$$

$$= (x_2' y_2' + x_2 y_2)(x_1' y_1' + x_1 y_1)$$

$$= (\overline{x_1 \oplus y_1}) \cdot (\overline{x_2 \oplus y_2})$$

$$f_3 = x_1' y_1 + x_1' x_2 y_2 + x_2' y_1 y_2 = x_1' y_1 + x_2' y_2 (x_1 + y_1)$$

$$f_3 = x_1' y_1 + x_1' x_2 y_2 + x_2' y_1 y_2$$








$$O_1 = f_1 + f_2 I_1$$

$$O_2 = f_2 I_2$$


$$O_3 = f_3 + f_2 I_3$$

Initialization,  $I_1 = 0$ ,  $I_2 = 1$ ,  $I_3 = 0$







\* 2-input NAND using 2x1 MUX.




Input lines & select lines should not have same variable [EX:- A, Ā, A, Ā]

## 4x1 MUX Using 2x1 MUX




## Encoder:

$2^n$  input -  $n$  output ckt.



Input lines -  $P_i$

If  $i > j$ , then input  $P_i$  has higher priority than  $P_j$ .



$P_0$	$P_1$	$P_2$	$P_3$	$P_4$	$P_5$	$P_6$	$P_7$	$f_0$	$f_1$	$f_2$	$Z_0$
1	0	0	0	0	0	0	0	0	0	0	.
Don't care since if $i > j$ $P_i$ has higher priority	0	1	0	0	0	0	0	0	0	1	OR $(P_0 P_1 \dots P_7)$
	0	0	1	0	0	0	0	0	1	1	$= P_0 + P_1 + \dots + P_7$
	0	0	0	1	0	0	0	1	0	0	$P_2 + P_3$
	0	0	0	0	1	0	0	1	0	1	$+ P_4 + \dots$
	0	0	0	0	0	1	0	1	1	0	$\dots + P_7$
	0	0	0	0	0	0	1	1	1	1	.

$$f_0 = P_4 P_5' P_6' P_7' + P_5 P_6' P_7' + P_6 P_7' + P_7.$$

$$= P_4 P_5' P_6' P_7' + P_5 P_6' P_7' + (P_6 + P_7)$$

$$f_0 = P_4 + P_5 + P_6 + P_7$$

$$f_1 = P_2 P_3' P_4' P_5' P_6' P_7' + P_3 P_4' P_5' P_6' P_7' + P_6 P_7' + P_7$$


$$= (P_2 + P_3) P_4' P_5' P_6' P_7' + (P_6 + P_7)$$


$$f_1 = (P_2 + P_3) P_4' P_5' + P_6 + P_7$$

$$f_2 = P_1 P_2' P_3' P_4' P_5' P_6' P_7' + P_3 P_4' P_5' P_6' P_7' + P_5 P_6' P_7'$$



$$+ P_7$$

$$= P_4' P_5' P_6' P_7' (P_3 + P_1 P_2') + P_7 + P_5 P_6'$$








\* Decoder




\* 4 to 16 decoder using 2 to 4 decoders.




\* CMOS







NMOS





PMOS




when  $V_{in} = \phi_{L0}$ , current flows  $\Rightarrow$  power consumption respectively.



\* 2 input NAND

		MAND
A	B	
0	0	1
0	1	1
1	0	1
1	1	0







\*  $f = AB + \overline{AC} + D$


$$f = \overline{\overline{f}} = \overline{(AB + \overline{AC} + D)}$$

$$= \overline{(A + \overline{B})} \cdot \overline{(A + \overline{C})} \cdot \overline{D}$$




\* DC characteristics of NOT (CMOS Inverter):





$$V_{gsn} = V_{gsp}, I_{dsn} = I_{dsp}$$



Region A  
PMOS is saturated (on), NMOS is ~~cutoff~~ (off).


Region B, C, D  
PMOS on, NMOS on  
C → transition point.

Region E

NMOS on, PMOS off.

$$\ast \quad \beta_n = \frac{\mu n}{C} \left( \frac{W}{L} \right)$$

$\mu$  → Mobility of  $e^-$



## \* Noise Margin(NM)

$$NM_L = \left| V_{IL\text{Max}} - V_{OL\text{Min}} \right|$$

$$NM_H = \left| V_{IH\text{Min}} - V_{OH\text{Max}} \right|$$

## \* Adder:

$$\begin{array}{r} A = 0110 \\ B = 1011 \\ \hline C \quad S \end{array}$$

$$S = A \oplus B \oplus C_{in}$$

$$C_{out} = AB + BC_{in} + C_{in}A \\ = AB + C(A+B)$$


$$S = AB'C' + A'BC' + A'B'C + ABC$$

$$C_{out} = A'BC + AB'C + ABC' + ABC$$

4 3-input AND gates  $\Rightarrow$  8 2-input AND

1 4-input OR gate

3 NOT gate



$$S = AB'C' + A'BC' + A'B'C + ABC$$

$$\Rightarrow S = (A+B+C)(AB+C(A+B))' + ABC$$

$$\text{computation: } S = (A+B+C)(AB+C(A+B))' + ABC$$

$$S = (A+B+C) \cdot (A'+B') \cdot (A'+C') \cdot (B'+C') + ABC$$


$$S = (A'B + A'C + AB' + B'C) \cdot (A'B' + A'C' + B'C' + C') + ABC$$

$$S = A'B'C + A'BC' + AB'C' + ABC$$


4 2-input AND gates

4 2-input OR gates

1 NOT gate



$$* \quad \begin{array}{cccc} C_2 & C_1 & C_0 \\ \hline A_3 & A_2 & A_1 & A_0 \\ B_3 & B_2 & B_1 & B_0 \\ \hline C_3 & S_3 & S_2 & S_1 & S_0 \end{array}$$



$$\begin{array}{c} C_3 \\ \hline \text{Cout} \quad \text{Sum} \end{array}$$

4-bit Ripple Carry Adder


$t_{\text{add}}$  → addition time of a full adder block.  
(time to generate carry).

⇒

$t_{\text{prop}}$  → carry propagation time.

n-bit Ripple carry Adder  
time required =  $n t_{\text{add}} + (n-1) t_{\text{prop}}$


\*



$$B \oplus C_{in} = B C_{in}^1 + B' C_{in}$$

$$C_{in}=0 \Rightarrow B$$

$$C_{in}=1 \Rightarrow B'$$



## \* Carry Look Ahead Adder?

$$C_i = AB + BC_{i-1} + AC_{i-1}$$

Carry generate ~~= AND (G<sub>i</sub>)~~  $g_i = A \cdot B$

Carry propagate.  $P_i = A + B$

$$C_i = A_i B_i + C_{i-1}(A_i + B_i)$$

$$c_i = g_i + c_{i-1} p_i$$

$$C_0 = g_0 + c_{in} P_0$$

$$C_1 = g_1 + p_1 C_0$$

$$c_1 = g_1 + p_1 (g_0 + p_0 \text{ (in)})$$


$$C_1 = g_1 + P_1 g_0 + P_1 P_0 C_{in}$$

$$C_2 = g_2 + p_2 C_1$$

$$C_2 = g_2 + p_2 (g_1 + p_1 g_0 + p_1 p_0 c_{in})$$


$$C_2 = g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 C_{in}$$

$$C_0 = g_0 + P_1 g_1 + P_3 P_2 g_1 + P_3 P_1 P_1 g_0 + P_3 P_2 P_1 P_0 C_{10}$$





## \* Sequential circuit Design :-


→ The output depends on the current input and some stored information (can be states of ckt or any other information)



Adder



$$\begin{array}{r}
 011001 \\
 + 011100 \\
 \hline
 110101
 \end{array}$$



$$\text{Addition} = x_1^{t+1} \rightarrow x_2^{t+1} + c^{t-1}$$

carry


\* Present input, stored info  
 $x_1^t, x_2^t$        $c^{t-1}$

~~State~~ state A  $\rightarrow$  previous carry is 0  
 (Carry absent).

state B  $\rightarrow$  previous carry is 1  
 (Carry present)

		(Next state ( $N_s, z$ ))				
		00	01	11	10	
present state	prev. carry	$x_1, x_2$				
		$(C=0) A$	A,0	A,1	B,0	A,1
State Assignment	$(C=1) B$	A,1	B,0	B,1	B,0	

State table.





		$y^{(t+1)}$			
		00	01	11	10
$x_1, x_2$	00	0	0	1	0
	11	1	1	1	1


  

		$z$			
		00	01	11	10
$x_1, x_2$	00	0	1	0	1
	11	1	0	1	0

$$y = y^{(t)} = x_1 x_2 + x_1 y + x_2 y \quad z = x_1 \oplus x_2 \oplus y$$



### \* Synchronous Sequential machines



$$P = 2^t$$

$0 \rightarrow q$  no. of output m-bit outputs  $z_1, z_2, \dots, z_q$

S = k no. of n-bit memory elements

\* I - l-bit input  $x_1, x_2, \dots, x_l$

input Alphabet  
(set of all possible values)  $P = 2^L$

$\rightarrow$  ~~m - 1-bit output~~  $\rightarrow$   $Z_1, Z_2, \dots, Z_q$

$S \rightarrow K$  - 1-bit memory elements  
 set of states  $n = 2^K$   $n \rightarrow$  No. of states

~~\*  $s++ = s[x]$~~   $\xrightarrow{\text{Input}}$   $\uparrow$  present state

\*  $s(t+1) = \delta(x(t), s(t)) \rightarrow$  Transition funcn

$$\text{next state} \leftarrow \text{NS} = S(\text{PS})$$

$\therefore z(t) = \lambda(x(t), s(t)) \rightarrow$  Meaty Machine

$$z(t) = \lambda(s(t)) \rightarrow \text{MOORE Machine}$$

\* A seq-synchronous sequential Machine consists of  $S \times S \times T$

where  $I, O, S$  are the finite "non-empty"

Specs of Inputs, Outputs, States and


$\gamma$  is the transition function &  $\lambda$  is

the output function & they are defined  
as

$$S: I \times S \rightarrow S$$

$$\lambda: I \times S \rightarrow O \text{ (for mealy machine)}$$

$$\lambda: S \rightarrow O \text{ (for Moore machine)}$$




### \* Memory elements


1. SR latch
2. D flip-flop
3. T flip-flop
4. J-K flipflop

### \* Set-Reset Latch:

Excitation Table of ~~R-S~~ R-S latch



$y(t)$	$S(t)$	$R(t)$	$y(t+1)$
0	0	0	0
0	0	1	0
0	1	1	?
0	1	0	1
1	01	0	0
1	1	1	?
1	0	1	0
1	0	0	01




### \* Trigger or T-latch

Input is 0, output is 1  
 $y(t)$                            $y(t+1)$  } when excited


Input is 1, output is 0

$y(t)$	$y(t+1)$	T
0	0	0
0	1	1
1	0	1
1	1	0

$$y(t+1) = T y'(t) + y(t)T' = T \oplus y(t),$$



### \* J-K Latch $\rightarrow$ SR + T merge





$y(t)$	$y(t+1)$	J	K
0	0	1	-
0	1	-	-
1	0	-	1
1	1	-	0


## \* D-latch -

$$y(t+1) = D(t)$$



$$y(t+1) = D(t)$$



↓  
period should be long enough for the  
state of the ~~machine~~ latch to change & short  
enough to not change twice.




→ latch → single , flip flop → double.



\* Rising edge      Falling edge  
level

Negative Edge triggered flip-flop: (triggered by transition from 0 to 1 or 1 to 0)



→ Clk high

D input is applied

↳  $\Rightarrow$  bottom  $y' = D'$ , inputs to output latch  
top  $y = D$  are 0 0

RS-00  $\Rightarrow$  latched

→ Clk low (high to low)

~~RS=00~~ +

bottom  $y' \rightarrow D$


top  $\rightarrow D' \Rightarrow S = 1$  for output latch

\* short comings of level triggered

If it is at high(1) for a long time, multiple changes of state may occur.

\* Synthesis of Sequential Circuits :-

\* Sequence Detector:-



To find if substring 1010 is there

input: 1010 11010

output: 0001 00001

Steps:-

1. Given the problem, construct the state diagram (state table).

2. Identify (count) the no. of states required & check whether any reduction is possible. ( $n$  states  $\Rightarrow \log_2 n$  flipflops required)

Ex

Ques

5. Identify the type of flip flops suited to your application


6. State assignment.

7. Form the excitation table

8. Minimize the NS (next state) & Outputs.

9. Draw the circuit

Sequence detector: 0101




$x = 0$        $x = 1$

PS |  
00 A B, 0  
01 B B, 0  
10 C D, 0  
10 D B, 0

$\rightarrow (NS, Z)$

$y_1$        $y_2$   
 $A \rightarrow 00, B \rightarrow 01, C \rightarrow 11$   
 $D \rightarrow 10$



$x = 0$        $x = 1$

PS |  
00 00, 00  
01 01, 00  
10 01, 0  
10 11, 0


$x$	$y_1, y_2$	$y_1$	$y_2$
00	00	0	0
01	01	1	1
11	11	0	1
10	10	1	0

$x$	$y_1, y_2$	$z$
00	00	0
01	01	0
11	11	1
10	10	1

$$y_1 = x \bar{y}_1 y_2 + x y_1 \bar{y}_2 + x y_1 y_2$$

$$y_2 = \bar{x} \bar{y}_1 + \bar{x} \bar{y}_1 y_2 + y_1 \bar{y}_2$$

$$z = x y_1 \bar{y}_2$$





### \* Parity-bit Generator

m-bits  $\rightarrow$  to be transferred

We transfer  $m+c = n$  bits to identify if any error in m bit

c-bits  $\rightarrow$  redundant





		$x=0$	<del><math>x=1</math></del>	$x=1$	$x=0$	$x=1$
$y_3 y_2 y_1$		B 010	C 011		0	0
000 A		D 0110	E 111		0	0
010 B		E 111	D 110		0	0
011 C		F 100	G 101		0	0
110 D		G 101	F 100		0	0
111 E		A 000	A 000	01	01	
100 F		A 000	A 000	0	0	
101 G						

J-K flip flop		$x=0$	$x=1$		
$J_1 K_1$	$J_2 K_2$	$J_3 K_3$	$J_1 K_1$	$J_2 K_2$	$J_3 K_3$
000	0-	0-	0-	1-	1-
010	01-	-0	0-	1-	-0
011	1-	-0	-0	1-	-0
110	-0	-1	0-	-0	-1
111	-0	-1	-0	-0	-1
100	-01	0-	0-	1	0-
101	-1	0-	-1	-1	-1

$$Z = y_1 \bar{y}_2 \bar{y}_3$$

For  $J_1$

$x y_1$	$y_2 y_3$	00	01	11	10
$y_1 y_2$	00	0	X	1	1
$y_1 y_3$	01	X	X	X	X
$y_2 y_3$	11	X	X	X	X
$y_1 y_2 y_3$	10	0	X	1	1

$$J_1 = y_2$$

For  $K_1$

$x y_1$	$y_2 y_3$	00	01	11	10
$y_1 y_2$	00	X	X	X	X
$y_1 y_3$	01	1	1	0	0
$y_2 y_3$	11	1	1	0	0
$y_1 y_2 y_3$	10	X	X	X	X

$$K_1 = \bar{y}_2$$

For  $J_2$

$x y_1$	$y_2 y_3$	00	01	11	10
$y_1 y_2$	00	1	X	X	X
$y_1 y_3$	01	0	0	X	X
$y_2 y_3$	11	0	0	X	X
$y_1 y_2 y_3$	10	X	X	X	X

$$J_2 = \bar{y}_1$$

For  $K_2$

$x y_1$	$y_2 y_3$	00	01	11	10
$y_1 y_2$	00	X	X	0	0
$y_1 y_3$	01	X	X	1	1
$y_2 y_3$	11	X	X	1	1
$y_1 y_2 y_3$	10	X	X	0	0

$$K_2 = y_1$$

For  $J_3$


$x y_1$	$y_2 y_3$	00	01	11	10
$y_1 y_2$	00	0	X	X	0
$y_1 y_3$	01	0	X	X	0
$y_2 y_3$	11	0	X	X	1
$y_1 y_2 y_3$	10	1	X	X	1

$$J_3 = x \bar{y}_1 + x y_2$$

For  $K_3$


$x y_1$	$y_2 y_3$	00	01	11	10
$y_1 y_2$	00	X	X	0	X
$y_1 y_3$	01	X	1	0	X
$y_2 y_3$	11	X	1	1	X
$y_1 y_2 y_3$	10	X	X	1	X

$$K_3 = \bar{y}_2 + x$$



\* Counters:

synchronous:



→ Lock out

→ mod 6  
counter

	3-bit
0	000
1	001
2	010
3	011
4	100
5	101
→ 6	110 X 000
→ 7	111 X 001


these 2 are invalid states ⇒ these must be locked out.

→ Asynchronous Counter:


→ upcounter → 0, 1, 2, 3, 4, 5, 0, 1, 2, 3, ...

→ down counter → 5, 4, 3, 2, 1, 0, 5, 4, 3, ...

2-bit up counter (-ve edge triggered)




input  $\Rightarrow 0 \rightarrow 1$   
 $1 \rightarrow 0$



$0 \rightarrow 0 \Rightarrow 0$   
 $0 \rightarrow 1 \Rightarrow 1$   $\Rightarrow 0 \rightarrow 1 \}$  1

$1 \rightarrow 0 \Rightarrow -1$   
 $1 \rightarrow 1 \Rightarrow -0$

Similar to  
T-f/f



frequency


$f_{clk}$




$\frac{f}{2} Q_1$

$\frac{f}{4} Q_2$


$Q_2 \quad Q_1$

0	0	$\rightarrow 0$
0	1	$\rightarrow 1$
1	0	$\rightarrow 2$
1	1	$\rightarrow 3$






→ +ve edge triggered upcounter




\* Mod 6 counter



\* Cascading mod  $N_1$  & mod  $N_2$  ~~Counters~~ Counters gives mod  $(N_1 N_2)$ .

\* TTL 7493 counter can count mod 2, mod 8, mod 10, mod 12, mod 14, mod 16.  
→ Principle is cascading




$\frac{\text{mod } 2}{\text{clk A}}$  use  $R_{o1}, R_{o2}$  - grounded  
 $\frac{\text{mod } 8}{\text{clk B}}$  use  $R_{o1}, R_{o2}$  - grounded

## Synchronous Counters:

## Binary

## Mod 8 counter

000, 001, 010, ..., 111.



Count Combinations 10  $\times$  2

PS	$x=0$		$x=1$	
	$y_3 y_2 y_1$	$y_3' y_2' y_1'$	$y_3 y_2 y_1$	$y_3' y_2' y_1'$
000	000	001	0	0
001	001	010	0	0
010	010	011	0	0
011	011	100	0	0
100	100	101	0	0
101	101	110	0	0
110	110	111	0	0
111	111	000	0	1

$$Z = x y_3 y_2 y_1$$

\* Excitation


T - flip flop



PS	$T_3 T_2 T_1$		$T_3 T_2 T_1$
	$x=0$	$x=1$	
000	000	001	
001	000	011	
010	000	001	
011	000	011	
100	000	001	
101	000	011	
110	000	001	
111	000	011	

$$\therefore T_1 = x, T_2 = x(\bar{y}_3 \bar{y}_2 y_1 + \bar{y}_3 y_2 y_1 + y_3 \bar{y}_2 y_1 + y_3 y_2 y_1)$$

$$T_2 = x y_1$$


$$T_3 = x(\bar{y}_2 y_2 y_1 + y_3 y_2 y_1) = x y_2 y_1$$





PS	NS $x=0$	NS $x=1$
000		
001		
010		
011		
100		
101		
110	000	000
111	000	000

\* 2-bit up counter: (1-input  $\rightarrow$  2-output)




PS	NS		$Z_1, Z_2$	
	$x=0$	$x=1$	$x=0$	$x=1$
00 A	A 00	B 01	00	01
01 B	B 01	C 10	01	10
10 C	C 10	D 11	10	11
11 D	D 11	A 00	11	00



### \* Shift register:




→ Storage (Memory)




→ Data Transfers.





[ $\because Q = D$  is transferred along the line forever]













$S_1 \ S_0$	Action
0 0	No change (storage)
0 1	right shift
1 0	left shift
1 1	parallel data-in (parallel load-in)

74LS194  $\rightarrow$  Universal Shift Register



\* Ring Counter  $\rightarrow$  feed-back for CP



	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	
1	1	0	0	0	$f = \Sigma(1, 2, 4, 8)$
2	0	1	0	0	
3	0	0	1	0	
4	0	0	0	1	

3, 5, 6, 7  $\rightarrow$  unwanted/invalid states  
reset to any of the valid states


	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>
0	0	1	1	
1	0	1	1	
2	1	1	1	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1
8	0	0	0	0

Input = 1	CLK	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>
0	0	0	0	0	0
1	1	0	0	0	0
2	1	1	0	0	0
3	1	1	1	0	0
4	1	1	1	1	0
5	0	1	1	1	0
6	0	0	1	1	0
7	0	0	0	1	0
8	0	0	0	0	0

synchronous

Q. Design a sequential ckt. that generates the sequences 8, 4, 2, 1, 0, 8, 4, 2, 1, 0


& For invalid states, the machine should enter into valid states with minimum clock pulses.



3, 5, 6, 7, 9 - 15

	CD	AB	00	01	11	10
00	00	00	0	0	1	0
01	01	01	0	1	1	1
11	11	11	1	1	1	1
10	10	10	0	1	1	1

$$f = AB + CD + BD + BC + AC + AD$$




PS	NS	D f/f
0000	1000	1000
1000	0100	0100
0100	0010	0010
0010	0001	0001
0001	0000	0000

CD	00	01	11	10
AB	1	1	0	1
00	1	0	0	0
01	1	0	0	0
11	0	0	0	0
10	1	0	0	1


BCD Counter

0-9 valid states

10-15 Assume that these inputs never appear  
it ~~state~~ should enter into valid states



PS	NS	BCD	NS
0000	0001	0000	1000
0001	0010	0001	1001
0010	0001	0010	1010
0001	1000	0011	X
1000	1010	0100	X
1010	1001	0101	X
1001	1010	0110	X
1010	1000	0111	X
1000	0001	1000	X
0001	0010	1001	X
0010	0001	1010	X
0001	1000	1011	X
1000	1010	1100	X
1010	1001	1101	X
1001	1010	1110	X
1010	1000	1111	X



PS	NS Johnson	NS BCD
0000	1000	0001
0001	0000	00010
0010	1001	0011
0011	0001	0100
0100	1010	0101
0101	0010	0110
0110	01011	0111
0111	0011	1000
1000	1000	1001
1001	0100	0000

mod10 counter

\* BCD      Shift register (right shift)

H W

## Direct Logic (Detecting 1001)


→ Identify the repetitive sequence

→ Identify the minimum no. of flipflops.  
(eg: for 0111, we need 2 f/f's)

→ Do the unique state assignment with  
in no. of f/f's

→ If it is not possible, increase the no. of f/f's.

$\begin{array}{c} \downarrow \\ \text{0 } \underline{0 } \text{ 0} \\ \text{0 } \underline{0 } \text{ 1} \\ \text{0 } \underline{1 } \text{ 1} \\ \text{1 } \underline{0 } \text{ 1} \end{array}$



<del>Q<sub>2</sub> Q<sub>1</sub></del> PS	NS	J <sub>3</sub> K <sub>3</sub>	J <sub>2</sub> K <sub>2</sub>	J <sub>1</sub> K <sub>1</sub>
000	001	0 X	0 X	1 X
001	011	0 X	1 X	X 0
011	101	1 X	X 1	X 0
101	000	X 1	0 X	X 1
010	000	0 X	X 1	0 X
0110	000	X 1	X 1	0 X
111	000	X 1	X 1	X 1
000	000	X 1	0 X	0 X

<del>Q<sub>2</sub> Q<sub>1</sub></del> PS	J <sub>3</sub>
00	0 1 1 0
10	0 0 0 0

$$K_3 = 1$$

$$K_2 = 1$$

$$K_1 = Q_3$$

Only from the first half of table

$$J_3 = \bar{Q}_3 Q_2 Q_1$$


~~$J_3 = \bar{Q}_3 \bar{Q}_2 \bar{Q}_1$~~

$$J_2 = \bar{Q}_3 \bar{Q}_2 Q_1 / \bar{Q}_3 Q_1$$

$$J_1 = \bar{Q}_3 \bar{Q}_2 \bar{Q}_1 / \bar{Q}_3$$

By considering  
Bottom half  
also






PS	NS Johnson	NS BCD
0000	1000	0001
0001	0000	0010
0010	1001	0011
0011	0001	0100
0100	1010	0101
0101	0010	0110
0110	0101	0111
0111	0011	1000
1000	1100	1001
1001	0100	0000

\* BCD  
 mod10 counter  
 shift register (right shift)  
 ↓ H W

\* ~~detecting~~ detecting the pattern 1001 (may be overlapping).



\* Pulse Train Generator

- 1. Direct Logic
- 2. Indirect Logic.

## Direct Logic (detecting 101)


→ Identify the repetitive sequence

→ Identify the minimum no. of flipflops.  
(eg: for 011, we need 2 f/f's)

→ Do the unique state assignment with  
in no. of f/f's

→ If it is not possible, increase the no. of f/f's.

$\begin{array}{c} \downarrow \\ \underline{\underline{0}} \quad \underline{\underline{0}} \quad \underline{\underline{0}} \\ \underline{\underline{0}} \quad \underline{\underline{0}} \quad \underline{\underline{1}} \\ \underline{\underline{0}} \quad \underline{\underline{1}} \quad \underline{\underline{1}} \\ \underline{\underline{1}} \quad \underline{\underline{0}} \quad \underline{\underline{1}} \end{array}$



$\overline{Q_3} \ Q_2 \ Q_1$ PS	NS	$J_3 \ K_3$	$J_2 \ K_2$	$J_1 \ K_1$
000	001	0 X	0 X	1 X
001	011	0 X	1 X	X 0
011	101	1 X	X 1	X 0
101	000	X 1	0 X	X 1
010	000	0 X	X 1	0 X
0110	000	X 1	X 1	0 X
111	000	X 1	X 1	X 1
000	000	X 1	0 X	0 X

$\overline{Q_3} \ Q_2 \ Q_1$	00	01	11	10
0	0	0	1	0
1	X	X	X	X

$$K_3 = 1$$

$$K_2 = 1$$

$$K_1 = Q_3$$

Only from the first half of table

$$J_3 = \overline{Q_3} \ Q_2 \ Q_1$$


~~$J_3 = \overline{Q_3} \ Q_2 \ Q_1$~~

$$J_2 = \overline{Q_3} \ \overline{Q_2} \ Q_1 \mid \overline{Q_3} \ Q_1$$

$$J_1 = \overline{Q_3} \ \overline{Q_2} \ \overline{Q_1} \mid \overline{Q_3}$$


By considering  
bottom half  
also





Indirect Logic :-

→ chip - counter. (Using counter) :-




10110    10110    10110

↓  
5-bit  $\Rightarrow$  atleast 3-bit counter is required (mod-5)


$\bar{Q}_3 \bar{Q}_2 \bar{Q}_1$ , Z	$\bar{Q}_3$	$\bar{Q}_2$	$\bar{Q}_1$	Z
1 0 1 X	0	0	0	1
1 1 0 X	0	0	1	0
1 1 1 X	0	1	0	1
	1	0	0	0

$\bar{Q}_3$	$\bar{Q}_2$	$\bar{Q}_1$	Z
0	0	1	1
1	0	X	X


$$Z = \bar{Q}_2 + \bar{Q}_3 \bar{Q}_1$$



## → Using Shift Register:



1011110 1011110 1011110 ...




$\bar{Q}_4 \bar{Q}_3$	00	01	11	10
00	X	Y	X	X
01	X	1	1	X
11	X	0	0	1
10	X	X	1	1

$$f = \bar{Q}_1 + \bar{Q}_4$$


~~$$\bar{Q}_4 \bar{Q}_3 \bar{Q}_2 \bar{Q}_1 f$$~~

$$f = \bar{Q}_1 \bar{Q}_3 \bar{Q}_4 + \bar{Q}_3$$



1.011	1	$f = \bar{Q}_1 \bar{Q}_3 \bar{Q}_4$
01111	01	
11111	0	
11110	1	
11011	0	
10110	1	
0101	01	
1011		

$\bar{Q}_4 \bar{Q}_3$	00	01	11	10
00	X	(X)	X	X
01	X	1	1	X
11	X	0	0	1
10	X	X	1	1




# Linear Feedback Shift Register (LFSR)

$$f(x_1 + x_2) = f(x_1) + f(x_2) \xrightarrow{\text{linear function}} \text{or } \text{XOR}$$

$$f(ax_1 + bx_2) = af(x_1) + bf(x_2)$$

(+) - XOR





k-stage LFSR.

$$b_1, b_2, \dots, b_k \in \{0, 1\}$$

$b_i = 0 \Rightarrow$  open switch  
 $b_i = 1 \Rightarrow$  closed switch

$$\text{LFSR } p(x) = x^k + b_1 x^{k-1} + b_2 x^{k-2} + \dots + b_k$$

$$\text{Ex. } p(x) = 1 + x^2 + x^3 = 1 + 0 \cdot x + 1 \cdot x^2 + 1 \cdot x^3$$



$\rightarrow$  ~~7~~ 7 states ( $2^3 - 1$ ) are obtained but for  $1+x^3$ , these many states are not obtained.

$\rightarrow$  max. states for primitive polynomial.

$\rightarrow$  A  $k$ -degree irreducible polynomial is primitive if it divides  $x^m + 1$  when  $m = \cancel{2} 2^k - 1$  which has no factors other than 1 & itself.

$$P(x) = 1 + x^2 + x^3 \\ m = 2^3 - 1 = 7.$$

$$\begin{array}{r} (1 + x^2 + x^3) \quad | x^7 + 1 \\ \underline{-x^7 - x^6 - x^4} \\ \hline -x^6 - x^4 \\ \underline{+x^6 + x^5 + x^3} \\ x^5 - x^4 + x^3 \\ \underline{+x^5 + x^4 + x^2} \\ -2x^1 + x^3 - x^2 \\ \underline{-2x^4 - 2x^3 - 2x} \\ x^3 - x^2 + 2x + 1 \\ \underline{x^3 + x^2 + x} \\ -2x^2 + 2x \end{array}$$

$$1 + x^2 + x^3 = 1 + 0 \cdot x + 1 \cdot x^2 + 1 \cdot x^3 = \cancel{1101} 1101$$

$$1 + x^7 = x^7 + 1 = 10000001$$

→ ~~7~~ 7 states ( $2^3 - 1$ ) are obtained but for  $1+x^3$ , these many states are not obtained.

→ max: States for primitive polynomial.

→ A  $k$ -degree irreducible polynomial is primitive if it divides  $x^m + 1$  when  $m = \cancel{2}^k - 1$  which has no factors other than 1 & itself.

$$p(x) = 1 + x^2 + x^3 \\ m = 2\cancel{2}^k - 1 = 7$$

$$(1 + x^2 + x^3)x^7 + 1 (x^4 - x^3 + x^2 - 2x + 1 \\ - x^7 + x^6 + x^4) \\ \underline{-x^6 - x^4} \\ \underline{\underline{-x^6 - x^5 - x^3}}$$

Not normal division. It's  
Binary division


$$x^7 + x^7 = (1+1)x^7 = 0x^7 \\ = 0$$

$$(1+0)x^7 = 1 \cdot x^7 \\ (0+0)x^7 = 0 \cdot x^7$$


$$\begin{array}{r} -x^6 - x^4 \\ \underline{-x^6 - x^5 - x^3} \\ x^5 - x^4 + x^3 \\ \underline{x^5 + x^4 + x^2} \\ -2x^4 + x^3 - x^2 \\ \underline{-2x^4 - 2x^3 - 2x} \\ x^3 - x^2 + 2x + 1 \\ \underline{x^3 + x^2 + x} \\ -2x^2 + 2x \end{array}$$

$$1 + x^2 + x^3 = 1 + 0 \cdot x + 1 \cdot x^2 + 1 \cdot x^3 \equiv \cancel{0} 1101$$

$$1 + x^7 = x^7 + 1 \equiv 10000001$$



$Q_1$	$Q_2$	$Q_3$	$Q_4$	$f$
0	0	1	1	1
1	0	0	1	0
0	1	0	0	0
0	0	1	0	0
0	0	0	1	1
1	0	0	0	0
0	1	0	0	1
1	0	1	0	1
1	1	1	0	0
0	1	1	1	0
0	0	1	1	1
0	0	0	1	0
1	0	0	0	1
1	1	0	0	1
0	1	1	1	0
0	0	1	1	1
0	0	0	1	1




$\rightarrow 1100 \mid 000011$

\* To get 000 in 3-bit LFSR along with other 7-patterns.

110  
 001  
 101  
 1101  
 010  
 011  
 100

\* HW Insert 0000 to LFSR (4-bit)


Uses of LFSR to generate CRC code



$$\text{Ex: } D(x) = x^9 + x^7 + x^3 + x^2 + 1 \Rightarrow 1010001101$$

$$\xrightarrow{\text{predetermined}} p(x) = x^5 + x^4 + x^2 + 1 \Rightarrow 110101$$

$$\frac{x^{n-k} \cdot D(x)}{p(x)} = Q(x) \quad R(x) \leftarrow \text{Remainder}$$



$$\begin{array}{r}
 x^5 + x^4 + x^2 + 1 ) x^9 + x^7 + x^3 + x^2 + 1 \\
 \underline{-} x^9 + x^8 + x^6 + x^4 \\
 \hline
 x^8 + x^7 + x^6 + x^4 + x^3 + x^2 + 1 \\
 \underline{-} x^8 + x^7 + x^5 + x^3 \\
 \hline
 x^6 + x^5 + x^4 + x^2 + 1 \\
 \underline{-} x^6 + x^5 + x^3 + x \\
 \hline
 x^4 + x^3 + x^2 + x + 1
 \end{array}$$

$$\frac{x^{n-k} D(x)}{P(x)} = \frac{x^5 \cdot D(x)}{P(x)}$$

for degree  $k$  polynomial  
10-bits | 5-bits  $\Rightarrow n=15, k=10$   
next clk feedback.

clk	$C_4 C_3 C_2 C_1 C_0$	$C_4 \oplus d \oplus C_3$	$C_4 \oplus d \oplus C_1$	$C_4 \oplus d$	$d$
0	0 0 0 0 0	1	1	1	1
1	1 0 1 0 1	1	1	1	0
2	1 1 1 1 1	1	1	0	1
3	1 1 1 1 0	0	0	1	0
4	0 1 0 0 1	1	0	0	0
5	1 0 0 1 0	1	0	1	0
6	1 0 0 0 1	0	0	0	1
7	0 0 0 1 0	1	0	1	1
8	1 0 0 0 1	1	1	1	0
9	1 0 1 1 1	0	1	0	1
10	0 1 1 1 0				

$R = x^5 + x^2 + x^3.$

$$\Rightarrow \frac{x^5(x^9 + x^7 + x^3 + x^2 + 1)}{x^5 + x^4 + x^2 + 1} = x^5(1 + \frac{x^9 + x^7 + x^3 + x^2}{x^5 + x^4 + x^2 + 1})$$

$$= \frac{x^{14} + x^{12} + x^8 + x^7 + x^5}{x^5 + x^4 + x^2 + 1} = x^5(1 +$$

$$(x^5 + x^4 + x^2 + 1) \cdot x^{14} + x^{12} + x^8 + x^7 + x^5 \cdot (x^9 + x^8 + x^6 + x^4 + x^2 + x)$$

$$= x^{14} + x^{13} + x^{11} + x^9 + x^5$$

$$\frac{x^{13} + x^{12} + x^{11} + x^9 + x^8}{x^{13} + x^{12} + x^{10} + x^8}$$

$$\frac{x^2 + x^5 + x^4}{x^7 + x^6 + x^4 + x^2}$$

$$\frac{x^6 + x^5 + x^2}{x^6 + x^5 + x^3 + x^2}$$

$$\frac{x^6 + x^{10} + x^9 + x^7}{x^{11} + x^{10} + x^8 + x^6}$$

$$\frac{x^9 + x^8 + x^7 + x^6 + x^5}{x^9 + x^8 + x^6 + x^4}$$

for degree  $k$  polynomial  
 10-bits | 5-bits |  $\frac{k}{4}$   
 $x^{n-k} D(x) = x^5 \cdot D(x)$

Remainder of degree  
 $n=15, k=10 \Rightarrow 4$   
 next clk feedback.

clk	$C_4 C_3 C_2 C_1 C_0$	$C_4 \oplus d \oplus C_3$	$C_4 \oplus d \oplus C_1$	$C_4 \oplus d$	$d$
0	0 0 0 0 0	1	1	1	1
1	1 0 1 0 1	1	1	1	0
2	1 1 1 1 1	1	1	0	1
3	1 1 1 1 0	0	0	1	0
4	0 1 0 0 1	1	0	0	0
5	1 0 0 0 1 0	1	0	1	0
6	1 0 0 0 1	0	0	0	1
7	0 0 0 1 0	1	0	1	1
8	1 0 0 0 1	1	1	1	0
9	1 0 1 1 1	0	1	0	1
10	0 1 1 1 0				

$R = x^9 + x^7 + x^3 + x^2 + 1$ .

$$\Rightarrow \frac{x^5(x^9 + x^7 + x^3 + x^2 + 1)}{x^5 + x^4 + x^2 + 1} = x^5(1 + \frac{x^9 + x^7 + x^3 + x^2}{x^5 + x^4 + x^2 + 1})$$

$$= \frac{x^{14} + x^{12} + x^8 + x^7 + x^5}{x^5 + x^4 + x^2 + 1} = x^5(1 +$$

$$(x^5 + x^4 + x^2 + 1) \cdot x^{14} + x^{12} + x^8 + x^7 + x^5 - (x^9 + x^8 + x^6 + x^4 + x^2 + x)$$

$$= \frac{x^{14} + x^{13} + x^{11} + x^9 + x^7}{x^{13} + x^{12} + x^{11} + x^9 + x^8}$$

$$= \frac{x^{13} + x^{12} + x^{11} + x^9 + x^8}{x^{12} + x^{11} + x^{10} + x^8}$$

$$\frac{x^7 + x^5 + x^4}{x^7 + x^6 + x^4 + x^2}$$


$$\frac{x^6 + x^5 + x^3 + x}{x^6 + x^5 + x^3 + x^2 + x}$$

$$\frac{x^6 + x^5 + x^2}{x^6 + x^5 + x^3 + x^2 + x}$$

$$\frac{x^5 + x^4 + x^2}{x^5 + x^4 + x^3 + x^2 + x}$$

$$\frac{x^9 + x^8 + x^6 + x^4 + x^2}{x^9 + x^8 + x^6 + x^4}$$

## \* Capabilities & limitations of Synchronous Sequential machine :-



$\leftarrow$  no other states are accessible from the sink

Sink : E

Source

Terminal states

state which is not accessible from any other state.

$S_i$  &  $S_j$  are two states of 'M'.

if applying input-sequence 'X',  $S_j$  is reached from  $S_i$ , then  $S_j$  is called X-successor of  $S_i$ .

\* Strongly Connected Machines :-

If for each pair of  $(S_i, S_j)$  of M/c 'M',  
if  $S_j$  is the X-successor of  $S_i$ , then M is  
strongly connected.

### \* Limitations

→ Apply P no. of 1's, 1111...1,  $P > n$

$\downarrow$   
No. of States

Limitation  
Ex-  
⇒ By pigeonhole principle, ATLEAST one state repeats.  
finite memory, we can design m/c.

Design a m/c that generates 'a' 'i', when  
the no. of 1's applies is  $\frac{k(k+1)}{2}$ ,  $k=1, 2, 3, \dots$

{ Input: 1111111111111111

Output: 101001000100001

Output is not repetitive  $\Rightarrow$  not possible to  
(i.e. no repetitive state). create the m/c.

\* Multiplication  $\rightarrow N_1, N_2$  given,  $N_1 \times N_2$  is to be found.  
 If  $N_1, N_2$  are finite ~~real~~ numbers,  
 I can get  $N_1 \times N_2$  with finite memory  
 with Ripple carry adder, we can find ~~finite~~ product.  
 (because input is finite)

### Serial Multiplier synchronous

Assume that a sequential multiplier can be designed for a serial multiplier.

Let  $N_1 = N_2 = 2^P \rightarrow$  Binary  $\rightarrow 1000\ldots\ldots (P \text{ no. of zeroes})$   
 $\Rightarrow \text{Product} = 2^{2P} \rightarrow 1000\ldots\ldots (2P \text{ no. of zeroes})$   
 $\downarrow$   
 $2P+1 \text{ bits}$

Input:

$$\begin{array}{c}
 \text{clk} \\
 \text{pulse} \rightarrow (2P+1) \ldots \ldots (P+2)(P+1)P \ldots \ldots 4321 \\
 \times \\
 \hline
 \end{array}$$

1 0 0 0 ... 0	0 0 0 0 ... 0 0 0 0	$\rightarrow N_1 \times N_2$
$\xrightarrow{\text{1 is not possible}}$ $\xrightarrow{\text{should repeat}}$	$\xleftarrow{\text{zerostate}}$	

Characteristics of synchronous sequential M/c.


zero state repeats  $\Rightarrow$  It can never generate '1'.

$\Rightarrow$  Serial Multiplier is not possible to design.

\* Multiplication of two finite nos. with finite memory elements is possible (i.e. inputs are given at first, not serially)

But multiplication of serial inputs is not possible

Design an asynchronous mod 5 upcounter by using positive edge triggered f/f's




Number  $\rightarrow Q_3 Q_2 Q_1$

invalid states =  $\begin{matrix} 1 & 0 & 0 \\ 1 & 1 & 1 \end{matrix}$  =  $Q_3 Q_2 Q_1' + Q_3 Q_2 Q_1 + Q_3 Q_2' Q_1'$   
 $= Q_3 Q_2 + Q_3 Q_2 Q_1$   
 $= Q_3 (Q_2 + Q_1)$

or  $Q_3 (MSB)$


2. Design a 3-bit asynchronous down-mod4 counter by using five edge triggered T f/f's.





invalid states =  $\begin{matrix} 0 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 1 & 1 \end{matrix}$

Q <sub>3</sub>	Q <sub>2</sub> Q <sub>1</sub>	00, 01	11, 10
0	00, 01	1	1
1	10, 11	0	0

$\Rightarrow \bar{Q}_3 \Rightarrow$  preset = Q<sub>3</sub>  
 $\left\{ \because \text{it should be set to } 111 \text{ & not } 000 \right.$



Q3. Design an asynchronous up counter which will count 011 to 101 by using +ve edge triggered + f/f's.



110  
111  
000  
001  
010 } → 011

	00	01	11	10
01	1 1	0	1 1	
1	0 0	1 1		
Q3	Q2 Q1			

$$clr_1 = pr_1 = pr_2 = pr_3 = Q_3' Q_2'$$

$$+ Q_3 Q_2$$

$$= (Q_3 \oplus Q_2)' + Q_2 Q_1'$$

$$= ((Q_3 \oplus Q_2) \cdot (Q_2' + Q_1))'$$

Q4. Design a sequential ckt with 4 f/f's defined as follows

(a) MSB =  $A(t+1) = (C(t) \oplus D(t)) \cdot x + (C(t) \ominus D(t))\bar{x}$

B(t+1) = A(t)

C(t+1) = B(t)

LSB = D(t+1) = C(t)

(b) Obtain the seq. state sequence starting from  $x=1$  & ABCD = 0001. Write down the decimal equivalent for all the states.


\* State equivalence & minimization:

n-state machine

$\Rightarrow$  the no. of memory elements required,


$$k = \lceil \log_2 n \rceil$$

In machine M,  $S_i$  &  $S_j$  are two states



\* K-equivalence

\* K-distinguishable



$\rightarrow$  If  $S_i$  &  $S_j$ , the two states of m/c M produce the same output sequences on application of ~~the~~ same K-no. of inputs (k-sequence) then  $S_i$  &  $S_j$  are K-equivalent.  
i.e. input seq. of length = k

~~→ If  $S_i$  &  $S_j$  produce the same o.~~

$\rightarrow$  If  $S_i$  &  $S_j$  are K-equivalent and they produce diff. output for  $(K+1)^{th}$  input, they are  $(K+1)$  - distinguishable.

PS	NS, $x$	
	$x=0$	$x=1$
A	E, 0	D, 1
B	F, 0	D, 0
C	E, 0	B, 1
D	F, 0	B, 0
E	C, 0	F, 1
F	B, 0	C, 0

Input sequence  $\underline{x}$        $\underline{x}$        $\underline{x}$

Output     $\frac{A}{00} \quad \frac{E}{00} \quad \frac{A}{01} \quad \frac{E}{01}$

Final  $\underline{x}$        $\underline{x}$

$\frac{A}{10} \quad \frac{E}{10} \quad \frac{A}{10} \quad \frac{E}{10}$

$x = \underline{\text{111}} \Rightarrow \frac{A}{100} \quad \frac{E}{101} \Rightarrow A, E$  are 3-distinguishable

### \* Partition:

One partition is some block of states which are k-equivalent.

$$P_k = \{ A, E \}, k=2 \text{ in above example}$$

Partition	Block of states
$P_0$	(A B C D E F)
$P_1$	(A C E) (B D F)
$P_2$	(A C E) (B D) (F)
$P_3$	(A, C) (E) (B D) (F)
$P_4$	(A C) (E) (B D) (F)

To check if two states are  $k$ -equivalent, go to their output states for each input 0,1 and check if they're in same block in  $P_{k-1}$ .

If  $P_k = P_{k+1} \Rightarrow$  The same partition will continue for all  $k$ .  $\downarrow$  called equivalent partition.

Theorem 1

The equivalent partition is unique.

Proof:

Let there be two equivalent partitions

$P_a$  &  $P_b$ .

$P_a \neq P_b$ .

$\Rightarrow$  We have atleast two states  $S_i$  &  $S_j$  where  $S_i$  &  $S_j$  belong to same ~~partition~~<sup>block</sup> in  $P_a$  and  $S_i, S_j$  are in different ~~partitions~~ in  $P_b$  blocks

$\frac{P_a}{\{S_i, S_j\}}$        $\frac{P_b}{\{S_i\}, \{S_j\}}$       let  $a-b=k$

$\Rightarrow$  At least some  $I_i$  successor exists ( $k$ -sequence) for which  $S_i$  &  $S_j$  are  $k$ -distinguishable.

$\therefore S_i$  &  $S_j$  cannot belong to same ~~group~~ block in  $P_a$ .  $\Rightarrow$  contradiction.

Theorem 2: If  $S_i$  &  $S_j$  are two states of a machine  $M'$ , then they are distinguishable by  $(n-1)$  or less where  $n$  is the no. of states of  $M'$ .

\* We consider  $M_1$  &  $M_2$  to be two machines and  $S_i$  of  $M_1$  and  $S_j$  of  $M_2$  are  $k$ -equivalent.

If for all states of  $M_1$ , there are some  $k$ -equivalent states of  $M_2$ , then  $M_1$  &  $M_2$  are  $k$ -equivalent.