



DIGITAL ELECTRONICS

- * Signal: A function of some quantity wrt time


- * Analog:
 - continuous \times y
 - can know values in between



- * Discrete time signals: time is discretised



- * Digital Signal:
 - Both time & magnitude discretised
 - We divide magnitude axis into fixed number of levels
 - signal can take value equal to these levels only




suppose

$$\left. \begin{array}{l} T(t_1) = 9^\circ\text{C} \\ T(t_2) = 38^\circ\text{C} \\ T(t_3) = 29^\circ\text{C} \\ T(t_4) = 15^\circ\text{C} \\ T(t_5) = 45^\circ\text{C} \end{array} \right\} \text{D.T.S.} \quad \left. \begin{array}{l} T(t_1) = 0^\circ\text{C} \\ T(t_2) = 30^\circ\text{C} \\ T(t_3) = 15^\circ\text{C} \\ T(t_4) = 15^\circ\text{C} \\ T(t_5) = 45^\circ\text{C} \end{array} \right\}$$

D.S.

- * Digital signal is used in communication process to minimize the effect of noise.

Transducer : Converts non-electrical signal to electrical.



$(\text{Digital system}) \hookrightarrow (\text{Sub systems}) \hookrightarrow (\text{Modules}) \hookrightarrow \text{Basic units}$
 ↳ (logic gates)
 ↳ Circuits
 (transistor, resistor, capacitors etc)

Advantages of Digital System:

- i) Noise immunity
- ii) Uses less bandwidth
- iii) Encryption
- iv) Efficiency is higher for long distance transmission.

Priority : NOT \rightarrow AND \rightarrow OR

Redundancy Theorem (Consensus theorem)

- 3 variables
- Each variable is repeated twice
- One variable is complemented
- Take the complemented variable

$$\text{Proof: } Y = A \cdot B + A' \cdot C + B \cdot C \cdot 1$$

$$= AB + A'C + BC [A + A']$$

$$= A \cdot B + A' \cdot C + ABC + A'BC$$

$$= AB[1 + C] + A' C [1 + B]$$

$$= A \cdot B + A' \cdot C$$

$$Y = AB + A'C + BC$$

$$Y = A \cdot B + A' \cdot C$$

SOP POS

$$\begin{array}{c} 0 - A \\ | - \bar{A} \\ \hline \text{POS} \end{array}$$

$$\begin{array}{c} 0 - \bar{A} \\ | - A \\ \hline \text{SOP} \end{array}$$

For table,

A	B	C	Y
0	0	0	0 ✓
0	0	1	0 ✓
0	1	0	1
0	1	1	0 ✓
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

$$\text{POS form} \Rightarrow Y = (A + B + C) \cdot (A + B + \bar{C}) \cdot (A + \bar{B} + C)$$

If in SOP,

$$Y = \bar{A} \cdot \bar{B} \cdot \bar{C} + \bar{A} \cdot \bar{B} \cdot C + ABC$$

complement on both sides

$$(Y) = \bar{A} \left[\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} \right]$$

$$Y = (\bar{A}\bar{B}\bar{C})' \cdot (\bar{A}\bar{B}C)' \cdot (\bar{A}B\bar{C})'$$

$$Y = (A + B + C) \cdot (A + B + \bar{C}) \cdot (A + \bar{B} + C)$$

on simplification,

$$Y = (A + B) \cdot (A + \bar{B} + \bar{C})$$

$$Y = A + B(\bar{B} + \bar{C}) = A + B \cdot \bar{B} + B \cdot \bar{C}$$

$$= A + B\bar{C}$$

$$= (A + B) \cdot (A + \bar{C})$$

Minimal to Canonical : i) SOP

$$Y = A + B'C$$

$$= A \cdot 1 \cdot 1 + B'C \cdot 1$$

$$= A(B + B')(C + C') + B'C(A + A')$$

$$= (A \cdot B + A \cdot B')(C + C') + ABC' + A'BC$$

$$= ABC + ABC' + \underline{AB'C} + \underline{ABC'} + \underline{A'BC} + \underline{A'B'C}$$

$$Y = ABC + ABC' + AB'C + ABC' + A'BC$$

M to C : ② POS

$$F = (A+B+C')(A'+C)$$

$$= (A+B+C')(A'+C+0)$$

$$= (A+B+C')(A'+C + (B \cdot B'))$$

$$= (A+B+C')((A' \cdot C + B) \cdot (A'+C+B'))$$

$$= (A+B+C')(A'+C+B), (A'+C+B')$$

Total no. of logical expressions : 2^{2^n}

For n=1, A = 4

$$\begin{array}{cc} 1 & 0 \\ 0 & 1 \end{array}$$

$$\begin{array}{cc} A & A' \end{array}$$

$$\begin{array}{ccccccc} & & A & A' & AB & A\bar{B} & \bar{A}B \\ \text{for } n=2, & & 0 & 1 & A & A' & AB \\ & & & & B & B' & A+B \\ (A, B) & & & & A+B' & A'+B & A'+B' \\ & & & & \bar{A}B + AB & AB + \bar{A}B & \end{array}$$

= 16

+ ve logic
④ logic AND gate = 0ve logic OR gate vice-versa

Dual form : converting from one form to the other or -ve to +ve

$$A \cdot B \xrightarrow{\text{dual}} A + B$$

Self Dual

→ For any logical expression, two times dual gives same expression. e.g.: $F = ABC + \bar{A}BC + ABC$ | $F'' = ABC + \bar{A}BC + ABC$
 $F' = (A+B+C)(\bar{A}+B+C)(A+B+C)$

→ For self dual expression, one time dual gives the same expression.

Eg: $G = A \cdot B + B \cdot C + A \cdot C$

$$G' = (A+B) \cdot (B+C) \cdot (A+C)$$

$$= (B+A \cdot C) \cdot (A+C)$$

$$= A \cdot B + A \cdot A \cdot C + B \cdot C + A \cdot C \cdot C$$

$$= A \cdot B + A \cdot C + B \cdot C + A \cdot C$$

$$= AB + BC + AC$$


* For n variables

No. of self duals possible : $2^{2^{n-1}}$


For n=2, self duals = $2^2 = 4$

$$\begin{array}{lll} \text{i.e. } A \& B & A \rightarrow A \\ & & \bar{A} \rightarrow \bar{A} \\ & & B \rightarrow B \end{array}$$



Switching Circuit



A	Y
0	0
1	1




A	Y
0	1
1	0





EXOR - odd 1's detector

A	B	Y = A'B + B'A = A ⊕ B
0	0	0
0	1	1
1	0	1
1	1	0

NAND : $\overline{A \cdot B}$




NOR : $\overline{A + B}$




EX-NOR :

A	B	$\gamma = A'B' + AB = A \oplus B$
0	0	1
0	1	0
1	0	0
1	1	1



r's complement



e.g. For decimal Number system
Comp of $(\bar{3})_{10} = 3$

$$10 - 7 = 3$$

$$10 - 9 = 1$$

$$10 - 6 = 4$$

③ 5690

$$10^4 - 5690$$

$$10000 - 5690$$

$$4310$$

④ N = 1101 find 2's complement


$$r = 2 \quad n = 4$$

$$2^4 - 1101$$

$$(16)_{10} - 1101$$

$$10000 - 1101$$

$$\underline{00011}$$



$$\begin{aligned} N &= 7 && (\text{No.}) \\ n &= 1 && (\text{no. of digits in } N) \\ r &= 10 && (\text{base of no. system}) \end{aligned}$$

$(r-1)$'s Complement

	r's comp	$(r-1)$'s comp
$r = 10$	10's	9's
$r = 2$	2's	1's
$r = 16$	16's	F's

$$(r-1)'s \text{ comp} = \boxed{r^n - N - 1}$$

$$\therefore r's \text{ comp} - 1$$

$$(r-1)'s \text{ Comp} + 1 = r's \text{ comp.}$$

So we can find $(r-1)$'s comp
then find r's complement by
adding 1.

in r's \rightarrow borrowing involved
 $(r-1)$'s \rightarrow no borrowing

eg: r's comp of octal no. 5674

$$= 8^4 - 5674 - 1$$

$$= (4096)_{10} - 5674 - 1 = \cancel{10000} - \cancel{5674} - 1$$

$$= \cancel{7777} - \cancel{5674}$$

$$2103$$

eg: 1's comp. of 1101 $\rightarrow (r-1)^1$ comp $\rightarrow r^4 - N - 1$

$$\begin{array}{r} 1111 \\ - 1101 \\ \hline 0010 \end{array}$$

$$\begin{array}{r} 0011 \\ + 1 \\ \hline 0011 \end{array}$$

$$\begin{array}{r} 0011 \\ - 2 \\ \hline 0011 \end{array}$$

$$\text{if } r = 10 \Rightarrow 9999$$

$$\text{if } r = 8 \Rightarrow 7777$$

$$\text{if } r = 16 \Rightarrow FFFF$$

$$\text{if } r = 2 \Rightarrow 1111$$

Shortcut : For 1's complement \rightarrow NOT gate $\Rightarrow 0 \rightarrow 1, 1 \rightarrow 0$


For 2's : ① Write down given no.

② Starting from LSB, copy all zeroes till first 1.

③ Copy first 1.

④ Complement all remaining bits

$$\begin{array}{r} 10111000 \\ - 1000 \\ \hline 01001000 \end{array}$$



* In all 4 rep., +ve no. are rep. in same way.

Signed-magnitude

* Range: $-(2^{n-1}-1)$ to $(2^{n-1}-1)$, $n \rightarrow$ no. of variables

For $n=4$, $-(2^3-1)$ to $2^3-1 \rightarrow -7$ to 7

1's compliment range

2's compliment range -2^{n-1} to $+(2^{n-1}-1)$

Condition for overflow:

x & y are the sign bits of two nos.
z is sign bit of result.

$$\begin{aligned} \bar{x} \cdot \bar{y} \cdot z + x \cdot y \cdot \bar{z} &= 0 \quad (\text{no overflow}) \\ &\therefore 1 \quad (\text{overflow}) \end{aligned}$$

BCD Addition

i) Sum ≤ 9 , Final carry = 0

Answer is correct

ii) Sum ≤ 9 , Final carry = 1

Answer is incorrect
→ corrected by adding
6 (0110)

iii) Sum > 9 , Final carry $\neq 0$

Answer is incorrect
→ Add 6 (0110) to correct

eg) $(3)_{10} + (7)_{10}$

$$\begin{array}{r} 0.011 \\ 0.111 \\ \hline \text{Sum} 1010 \end{array} \quad \begin{array}{l} \text{Sum} > 9 \\ \text{F.C.} = 0 \end{array}$$

$\Rightarrow 1000 \ 0000$
correct of 10

valid BCD till 9
After 9 → invalid
or don't care

$2^4 = 16$
can $\rightarrow 0-15$
but rep. $0-9$
 $15 - 9 = 6$

eg 2) $(8)_{10} + (9)_{10}$

$$\begin{array}{r} 1000 \\ + 1001 \\ \hline \text{sum} < 9 \\ \text{Final carry} \\ \text{+1} \\ \hline 0110 \end{array}$$


eg) $(57)_{10} + (26)_{10}$

$$\begin{array}{r} 0101 \\ 0010 \\ \hline 0111 \end{array} \quad \begin{array}{r} 0111 \\ 0110 \\ \hline 1101 \end{array}$$

$\Rightarrow 79$ $\Rightarrow 1379$

SHIFT-ADD-3 Method
to convert Binary to BCD

operator	Tens	Ones	Decimal
original no			1111
shift		1	111
shift	1	1	11
shift	11	1	1
Add-3	011		
shift	1010	1	
	0101		→ stop
		1	5




BCD + 3 (0011) gives XS-3 code

eg) 24

$$\begin{array}{r} 0010 \ 0100 \\ + 0011 \ 0011 \\ \hline 0101 \ 0111 \end{array}$$

$\Rightarrow 5 \ 7 \rightarrow$ XS-3 code for 24

PARITY
→ is a concept to detect errors
→ only single bit error is detected by it.



Two types : i) Even ii) Odd

i) Suppose bit string: $\begin{array}{c} 0100 \\ \text{original} \end{array}$ $\begin{array}{c} | \\ \text{Parity bit} \end{array}$ \rightarrow overall even no. of 1's.

ii) Odd parity: $\begin{array}{c} 11100 \\ 1100 \end{array}$ $\begin{array}{c} 0 \\ 1 \end{array}$ \rightarrow overall odd no. of 1's

LOGIC GATES

OR

① AND:

② Enable & Disable:

A	B	Y
enable buffer	0 0	0
enable buffer	0 1	1
enable buffer	1 0	1
enable buffer	1 1	0


For AND gate, "0" \rightarrow disable with $o/p = 0$
"1" \rightarrow enable / buffer

③ Unused Input:

* In Transistor-Transistor logic (TTL), if any input is open or floating it will act as "1".

* ECL \rightarrow "0"

For AND gate: ways to deal with unused input:



"1" (open or floating)
we need to enable



TTL logic



ECL X
because it will disable

④ OR:


⑤ Enable & Disable:

A	B	Y
enable buffer	0 0	0
enable buffer	0 1	1
enable buffer	1 0	1
enable buffer	1 1	1


"0" \rightarrow Enable / Buffer with $o/p = 0$
"1" \rightarrow Disable with $o/p = 1$

⑥ Unused Input:


① connect unused input to "0"



② ECL logic: simply keep it floating




③ NAND:





(Bubbled
OR)



④ NOR:



(Bubbled
AND)



T.T.:

A	B	Y
enable buffer	0 0	1
enable buffer	0 1	1
enable buffer	1 0	1
enable buffer	1 1	0

Associative: X

Commutative: ✓

unused input: is treated same as AND gate


A	B	Y
enable buffer	0 0	1
enable buffer	0 1	0
enable buffer	1 0	0
enable buffer	1 1	0

Associative: X

Commutative: ✓

Unused input: same as OR gate

⑤ Exclusive - OR Gate : Ex-OR / XOR



IEEE symbol



A	B	Y
0	0	0
0	1	1



enable	0	1	Y
buffer	0	0	0
inverter	0	1	1
Enable	1	0	1
inverter	1	1	0

Enable E_1 Disable.

Both 0 & 1 \rightarrow enable

\therefore XOR Gate \Rightarrow Controlled Inverter

i.e.



Properties:

$$\text{i) } A \oplus A = 0$$

$$A \oplus \bar{A} = A \cdot \bar{A} + \bar{A} \cdot \bar{A} = A + \bar{A} = 1$$

$$A \oplus 0 = A \cdot 1 + \bar{A} \cdot 0 = A + 0 = A$$

$$A \oplus 1 = \bar{A}$$

$$\text{ii) if } A \oplus B = C \text{ then } B \oplus C = A, \quad A \oplus C = B$$


$$A \oplus B \oplus C = 0$$

$$\text{iii) } A \oplus A = 0$$


$$A \oplus A \oplus A = 0 \oplus A = A$$

For n n's \Rightarrow (odd) \Rightarrow A
even \Rightarrow 0

⑥ Exclusive NOR Gate: Ex-NOR / XNOR



Symbol:



IEEE symbol



T.I

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

when A,B
of p = 1
 $A \oplus B$ of p = 0

\rightarrow XNOR follows commutative & associative laws.

Enable E_1 disable:

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

Properties:



$\text{J) } A \oplus A = 1$
$A \oplus \bar{A} = 0$
$A \oplus 0 = \bar{A}$
$A \oplus 1 = A$

$\text{J) } A \oplus A \oplus A =$
$1 \oplus A = A$
$A \oplus A \oplus A \dots \oplus A$
$n \rightarrow \text{odd} \Rightarrow A^{\text{odd}}$
$\text{even} \Rightarrow 1$

iii) XNOR & XNOR are complement only when there are even i/p

XOR & XNOR \rightarrow same \Rightarrow odd i/p

EXOR implementation using NAND



$$\begin{aligned} & (\overline{A} \cdot \overline{A} \cdot \overline{B}) = \overline{A} + (\overline{A} \cdot \overline{B}) = \overline{A} + B = (\overline{A} \cdot \overline{B}) \\ & Y = A \oplus B \\ & (\overline{B} \cdot \overline{A} \cdot \overline{B}) = \overline{B} + (\overline{A} \cdot \overline{B}) = \overline{B} + A = (\overline{B} \cdot \overline{A}) \end{aligned}$$

Implementation of NOR using NDR



$$\text{NOR} = \text{NOR} + \text{NOT}$$

$\Rightarrow 5 \text{ NDR gates}$


$$(\bar{A} \cdot (A+B) + \bar{B} \cdot (A+B))^2$$

$$(A \cdot (A+B)) \cdot (\bar{B} \cdot A+B)$$

$$(A + (A \cdot B)) \cdot (B + (\bar{A} \cdot B)) = A \cdot B + \bar{A} \cdot B = A \cdot B + \bar{A} \cdot \bar{B}$$

K-Map

Note: Result of K-Map may be minimum but may not be same or unique




$$F = AB + \bar{A}\bar{B} + AC \quad | \quad F = AB + \bar{A}\bar{B} + \bar{B}C$$

Implicants: Group of 1's

e.g.: Group of 1, 2, 4, 8, 16... etc

Prime implicant: largest possible group of 1's

Essential prime implicants: prime implicants but at least there is single 1 which cannot be combined in any other way.




I & II \rightarrow EPIS.

Half Adder [comb ckts]


* Single bit no's

* It doesn't take carry from previous sum

A	B	S	C _o
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



$$S = A \oplus B \\ C_o = A \cdot B$$



Full Adder

A	B	C _i	S	C _o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

For Sum

A	B	C _i	Sum
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1


\Rightarrow check board config.
 $\Rightarrow S = A \oplus B \oplus C_i$

For Carry out

A	B	C _i	C _o
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$$C_o = BC_i + AB + AC_i \\ C_o = AB + C_i(A \oplus B)$$


in most text books.



$$C_o = AB + \bar{A}\bar{B}C_i + \bar{A}\bar{B} \\ = AB + C_i(\bar{A} + \bar{B}) = AB + C_i(A \oplus B)$$



Full Adder using Half Adder



CLA

→ predict carry before its calculated no dependency on carry line

A	B	C_{in}	C_o
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$$G_o = A \cdot B + (A \oplus B) \cdot C_{in}$$

carry generator carry propagator

when C_{in} goes to C_o , carry is propagated as 1
when C_{in} is generated)

$$C_o = G_o + P C_{in}$$

$$C_n = G_n + P_n C_{in-1}$$

or


$$C_i = G_i + P_i C_{i-1}$$

BCD Adder

BINARY

BCD


c	9	same	same	Add 6
10	0 1 0 1 0	0 1 0 1 0	1 0 0 0 0	"0110" when $j \geq c^*$
11	0 1 0 1 1	0 1 0 1 1	1 0 0 0 1	$\hat{j} \oplus s_3^* \cdot (s_2^* + s_1^*)$
12	0 1 1 0 0	0 1 1 0 0	1 0 0 1 0	
13	0 1 1 0 1	0 1 1 0 1	1 0 0 1 1	
14	0 1 1 1 0	0 1 1 1 0	1 0 1 0 0	
15	0 1 1 1 1	0 1 1 1 1	1 0 1 0 1	$c^* + s_3^* \cdot (s_2^* + s_1^*)$
16	1 0 0 0 0	1 0 0 0 0	1 0 1 1 0	
17	1 0 0 0 1	1 0 0 0 1	1 0 1 1 1	$c^* + s_3^* \cdot s_2^* + s_3^* \cdot s_1^*$
18	1 0 0 1 0	1 0 0 1 0	1 1 0 0 0	
19	1 0 0 1 1	1 0 0 1 1	1 1 0 0 1	



MULTIPLEXERS

→ Combinational circuit that selects binary information from one of the many input lines & directs it to the output line.

→ It is simply a DATA SELECTOR



Advantages:


1. Reduces no. of wires
2. Reduces circuit complexity & cost.
3. Implementation of various circuit using MUX.

MUX → Medium scaled Integrated circuits available in the form of ICs.

$n = 2^m$ → select lines

1
no. of
input


2:1 MUX




E	S	Y
0	x	0
1	0	I ₀
1	1	I ₁

$$Y = E \cdot \bar{S} \cdot I_0 + E \cdot S \cdot I_1$$

$$Y = E \cdot (\bar{S} \cdot I_0 + S \cdot I_1)$$




4:1 MUX




(we didn't add enable just to make it complex. You can add.)

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$



8x1 MUX



S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7


$Y = \bar{S}_2 \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_2 \bar{S}_1 S_0 I_1 + \bar{S}_2 S_1 \bar{S}_0 I_2 + \bar{S}_2 S_1 S_0 I_3 + S_2 \bar{S}_1 \bar{S}_0 I_4 + S_2 \bar{S}_1 S_0 I_5 + S_2 S_1 \bar{S}_0 I_6 + S_2 S_1 S_0 I_7$

MUX Tree

Implement 4x1 MUX using 2x1 MUX:

$$\begin{array}{c} 4 \times 1 \\ \frac{4}{2} = 2 \\ \frac{2}{2} = 1 \\ \frac{1}{1} = 1 \end{array}$$


(3) 2x1 req. for



8x1 using 2x1 MUX

S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7

(2) 2x1 MUX req.




8x1 using 4x1 MUX. (Special case in MUX tree)

$\frac{8}{4} = 2$
 $\frac{2}{2} = 1$
 $\frac{1}{1} = 1$

not possible :: different approach.
 we use - enable
 (varying)

All inputs of 3rd 4x1 MUX
 cannot be used.




3rd select line is implemented
 using enable

So whenever you get a non-whole no. as above, use enable

32x1 MUX using 8x1 MUX

S_4	S_3	S_2	S_1	S_0	Y
0	0	0	0	0	I_0
0	0	0	1	1	I_1
0	0	1	1	1	I_2
0	1	0	0	0	I_3
0	1	1	1	1	I_4
1	0	0	0	0	I_5
1	0	0	1	1	I_6
1	0	1	1	1	I_7
1	1	0	0	0	I_8
1	1	0	1	1	I_9
1	1	1	1	1	I_{10}



$$x_1 = \overline{s_4 s_3}$$


$$x_2 = \overline{s_4 s_3}$$

$$x_3 = s_4 \overline{s_3}$$


$$x_4 = s_4 s_3$$

Implementation of Boolean Function using Multiplexers

D) $F = (A, B, C, D) = \Sigma m(1, 4, 5, 7, 9, 12, 13)$ using 4×1 MUX.




S_1	S_0	Y
0	0	$I_0 = \bar{C}D$
0	1	$I_1 = \bar{C} + D$
1	0	$I_2 = \bar{C}B$
1	1	$I_3 = \bar{C}B$



A	B	S
0	0	$I_0 = \bar{A}B \oplus C_i$
0	1	$I_1 = \bar{A} \cdot \bar{C}_i$
1	0	$I_2 = \bar{B} \cdot \bar{C}_i$
1	1	$I_3 = C_i$

$S = A \oplus B \oplus C_i$

LOGICAL Expression from MUX




$$Y_1 = A'B' \cdot C + A'B \cdot C + A \cdot B \cdot C + A \cdot B \cdot \bar{C}$$

$$Y_1 = A'C(B' + B) + AB'$$

$$= A'C + AB'$$

ii)




A	B	X	Y_2
0	0	C'	C'
0	1	C'	C'
1	0	C	C
1	1	C	C

$$Y_2 = A'C' + AC$$

DEMUX


→ One i/p, many o/p

→ Reverse operation of MUX.



1:4 DEMUX

E	S_1	S_0	Y_0	Y_1	Y_2	Y_3
0	x	x	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1




$$Y_0 = ES_1S_0E$$


$$Y_1 = E\bar{S}_1S_0E$$

$$Y_2 = E\bar{S}_1\bar{S}_0E$$

$$Y_3 = E\bar{S}_1S_0E$$



Demux as Decoder



S₁, S₀
1 0

J ₁	J ₀	Y ₀	Y ₁	Y ₂	Y ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1




we make J/op J logic 1

permanently ie we connect +5V

Encoders and Decoders

Priority Encoder

I ₃	I ₂	I ₁	I ₀	Y ₁	Y ₀
0	0	0	0	x	x
0	0	0	1	0	0
0	0	1	x	0	1
0	1	x	x	1	0
1	x	x	x	1	1



(not completed)

Decimal to BCD Encoder


I/p	P	C	R	B	A
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	0
8	1	0	0	0	0
9	1	0	0	1	0

$$D = 8 + 9$$

$$C = 4 + 5 + 6 + 7$$

$$B = 2 + 3 + 6 + 7$$

$$A = 1 + 3 + 5 + 7 + 9$$




Hexadecimal to Binary Encoder

	B ₃	B ₂	B ₁	B ₀	
0	0	0	0	0	$B_0 = 1 + 3 + 5 + 7$
1	0	0	0	1	$B_1 = 2 + 8 + \dots$

Full adder implementation using decoders

A	B	Cin	S	C _o
0	0	0	0	0
0	0	1	m ₁	
0	1	0	m ₂	
1	0	0		
1	1	1	m ₃	




Full Adder
using decoders

$$F_S = \Sigma(m_1, m_2, m_4, m_7)$$

$$F_{C_o} = \Sigma(m_3, m_5, m_6, m_7)$$

SEQUENTIAL CIRCUITS

→ The present output depends on the present input as well as past op/s.




SR Latch

NOR

NAND

→ Basic storage element is latch. As the name suggests it latches "0" or "1".



Reset $\Rightarrow Q = 0$
Set $\Rightarrow Q = 1$


TT for NOR		
A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

case 1: $S=0, R=1, Q=0, \bar{Q}=1$
 $S=0, R=0, Q=0, \bar{Q}=1$ memory


case 2: $S=1, R=0, Q=1, \bar{Q}=0$
 $S=0, R=0, Q=1, \bar{Q}=0$ memory

S	R	Q	\bar{Q}	case : 3 : $S=1, R=1, Q=0, \bar{Q}=0$	X
0	0	Memory (as below)			should not be same
0	1	0	1		
1	0	1	0	$S=0, R=0, Q=1, \bar{Q}=0$	X
1	1	Not used		$Q=1, \bar{Q}=0$	X


(Not RS, SR for NAND)



S	R	Q	\bar{Q}
0	0	Not used	
0	1	1	0
1	0	0	1
1	1	Memory	



Duty Cycle: Ratio of time
(for which signal \uparrow)
total time



T.F

Clk	S	R	Q_{n+1}
0	x	x	Q_n
1	0	0	Q_n (Memory)
1	0	1	0
1	1	0	1
1	1	1	Invalid



Characteristic Table:

(present state)			(next state)
Clk	S	R	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
1	1	1	X
0	0	0	1
0	1	0	0
1	1	1	X

Excitation Table:

Q_n	Q_{n+1}	S	K
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

D flip-flop



T.F for SR

Clk	D	Q_{n+1}
0	x	Q_n
1	0	0
1	1	1


Char Table:

Q_n	b	Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

$$Q_{n+1} = D$$

Excitation Table:

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

JK flip-flop:

Clk = 0, Memory

Clk = 1, J=1, K=0, Q=1, $\bar{Q}=0$ Clk = 1, J=0, K=1, Q=0, $\bar{Q}=1$

Ch. Table

Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Clk = 1, J=1, K=1

assume $Q=0$ & $\bar{Q}=1$ $Q=0, 1, 0, \dots$ $\bar{Q}=1, 0, \dots$ $Q_{n+1} = \bar{Q}_n$ (Toggling)

Excitation table

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

For J:

Q_n	0	1
0	0	1
1	X	X

$$J = Q_{n+1}$$

For K:

Q_n	0	1
0	1	0
1	X	X

$$K = \bar{Q}_{n+1}$$

Q_n	00	01	11	10
0	0	0	1	1
1	1	0	0	1

$$Q_{n+1} = \bar{Q}_n J + Q_n \bar{K}$$


But JK → Rasing at 11 (instead of toggling)

∴ $J = T_{jk} < \text{prop. delay}$ (impractical)

② Edge triggering


③ Master-Slave operation \Rightarrow is same as -ve edge triggered flip-flop

Master - Slave operation of JK- flip-flop



T- flip-flop

(Toggle)



T T		Q _n T	Q _{n+1}
Q _n	T	Q _n (memory)	Q _n (memory)
0	x	Q _n (memory)	Q _n (memory)
1	0	Q _n (memory)	Q _n (memory)
1	1	Q _n (toggle)	Q _n (toggle)

Ch. Table

Q _n T	Q _{n+1}
0 0	0
0 1	1
1 0	1
1 1	0

Excitation Table

		Q _n	Q _{n+1}	T
		0 0	0 0	0
		0 1	0 1	1
		1 0	1 0	1
		1 1	1 1	0

$$Q_{n+1} = Q_n \oplus T$$

(odd 1's
detector)

Flip Flop Conversion


eg: JK to D

av: JK req: D

Q _n	D	Q _{n+1}	J	K	Q _n	Q _{n+1}	J	K
0	0	0	0	x	0	0	0	x
0	1	1	1	x	0	1	1	x
1	0	0	x	1	1	0	x	-1
1	1	1	x	0	1	1	x	0

For J:		For K:	
Q _n	D	Q _n	D
0	0	0	0
1	x	x	1

$J = D$ $K = \bar{D}$




eg: T to D ff

av. ff = T

req. ff = D

Q _n	D	Q _{n+1}	T
0	0	0	0
0	1	1	1
1	0	0	1
1	1	1	0

$$T = D \oplus Q_n$$



SR to JK

Ans : SR
Req : JK

CL table			exe table	
Q	J	K	Q _{n+1}	S R
0	0	0	0	0 X
0	0	1	0	0 X
0	1	0	1	1 0
0	1	1	1	1 0
1	0	0	1	X 0
1	0	1	0	0 1
1	1	0	1	X 0
1	1	1	0	0 1

Q _n	Q _{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0


For S:

Q _n	00	01	11	10
0	0	0	1	1
1	X	0	0	X

For R:

Q _n	00	01	11	10
0	X	X	0	0
1	0	1	1	0

$$S = \bar{Q}_n T, R = Q_n K$$



SK to T


Q _n	T	Q _{n+1}	S R
0	0	0	0 X
0	1	1	1 0
1	0	1	X 0
1	1	0	0 1

Q _n	0	1
0	0	1
1	X	0

Q _n	X	0
X	0	1
0	0	1

$$S = \bar{Q}_n T$$

$$R = Q_n T$$



PRESET and clear inputs



They are the direct inputs or overriding inputs or asynchronous inputs.

The synchronous inputs are S, R, J, K, D & T

preset = 0 $\Rightarrow Q_n = 1$

clear = 0 $\Rightarrow Q_n = 0$ (because $Q_{n+1} = 1$)


whatever be the value of clock & syn. inputs.



Preset	Clear	Q _{n+1}
0 (use)	0	Not used
0	1	1
1	0	0
1	1	FF will perform normally

State Diagram:

For JK1



State eq: LHS \Rightarrow RHS

(Q_{n+1})

P.S. \in i/p
Reset state

Design Procedure for clocked sequential circuits:

Step 1: A state diagram or timing diagram is given which describes the behaviour of the circuit.

Step 2: Obtain the state table.


Step 3: The no. of states can be reduced by state reduction method.

Step 4: Do state assignment (if required)

Step 5: Determine no. of flip-flops required & assign letter symbols.

Step 6: Decide the type of flip-flop to be used

- Step 7: Derive the circuit excitation table from state table
 Step 8: Obtain the expression for circuit output y_1 , flip-flop i/p.
 Step 9: Implement the circuit.



Mealy: advantages:
 ① since it uses i/p in o/p generation, it requires less no. of states & thereby less hardware

② o/p generated is 1 clock cycle earlier

disadvantage: i/p transients, glitches etc. are directly converted to o/p.

if we want o/p transitions to be synchronised while i/p can change anytime Mealy model is not preferred.

State table: tells relation b/w present state, next state & o/p
 2^n states where $n \rightarrow$ no. of flip flops

Mealy and Moore State Machines

→ There are 2 models developed for representing synch. sequential circuits.



① Moore ckt / Moore state machine

(o/p is func of present state only)



② Mealy ckt / Mealy state machine

(o/p is func of p.s as well as i/p)



Differ → the way o/p is generated



eg:




Mealy state:



- Implementation of logic function in mealy needs more no. of states in case of moore's circuit as compared to mealy's circuit.
- i.e. In mealy; no. of states are less

Analysis of Clocked Sequential Circuits (with D flip flop)



$$D_A = Q_A x + Q_B, \quad Y = \bar{x}Q_B + xQ_A$$

$$D_B = \bar{Q}_A Q_B$$


Step 2: Make state table

Q_A	Q_B	P.S	i/p	N.S	Q_A^+	Q_B^+	o/p
0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0
0	1	0	0	1	1	1	0
0	1	1	1	1	1	1	0
1	0	0	0	0	0	0	1
1	0	1	0	1	0	0	1
1	1	0	0	1	0	0	0
1	1	1	1	1	0	0	1


$$\begin{aligned} D_A^+ + D_A &= xQ_A + Q_B \\ 0.0 + 0.0 &= 0.0 \\ D_B^+ + D_B &= \bar{Q}_A Q_B + 1.0 \\ 0.0 + 0.0 &= 0.0 \\ y &= 1.1 + 0.0 = 1 \end{aligned}$$

Step 3: Find state diagram:

2 flip-flops \Rightarrow 4 states



Analysis of clocked sequential circuits (with JK flip flop)



Step 1: i/p eq

$$\begin{aligned} J_A &= Q_B & K_A &= \bar{x}J_A \\ J_B &= \bar{x} & K_B &= x \oplus Q_A \\ &&&= \bar{x}Q_A + \bar{Q}_A x \end{aligned}$$

S_A	Q_B	x	T_A	K_A	J_B	K_B	Q_A^+	Q_B^+	$k_A = \bar{x}J_A$
0	0	0	0	0	1	0	0	1	$k_B = \bar{x}K_A$
0	0	1	0	0	0	1	0	0	
0	1	0	1	1	1	0	1	1	
0	1	1	1	0	0	1	1	0	
1	0	0	0	0	1	1	1	1	
1	0	1	0	0	0	0	1	0	
1	1	0	1	1	1	1	0	0	
1	1	1	1	0	0	0	0	1	


Step 3: $S_A\ S_B$

$S_0 = 0\ 0$


$S_1 = 0\ 1$

$S_2 = 1\ 0$

$S_3 = 1\ 1$




Analysis of Clocked Sequential Circuits (with T flip flop)



Step 1: $T_A = x \quad y = Q_A Q_B$

$T_B = Q_A x$


S_A	Q_B	x	T_A	T_B	Q_A^+	Q_B^+	y
0	0	0	0	0	0	0	0
0	0	1	1	0	1	0	0
0	1	0	0	0	0	1	0
0	1	1	1	0	1	1	0
1	0	0	0	0	1	0	0
1	0	1	1	1	0	1	0
1	1	0	0	0	1	1	1
1	1	1	1	0	0	1	1



Pattern or Sequence Detector

Counters

if we did divide by 2 $\frac{f_o}{f_i}$




$$\text{if } 1 \text{ flip-flop}, \quad f_o = f_i$$

Here, $2^1 + 2^2 + 4 = 4$

FFs are used to store memory
→ It can also be used for frequency division

Toggling condition is used in counters



$$T_h = 2T_c \Rightarrow \frac{1}{f_h} = \frac{2}{f_c}$$

$$T_B = 2T_A \quad f_A > \frac{f_c}{2}$$

$$f_B = \frac{f_A}{2} = \frac{f_c}{4}$$


Clk	Q_A	Q_B	(a)
0	0	0	(1)
1	0	1	(2)
2	1	0	(3)
3	1	1	

no. of clock pulses passed


Types of Counters:

↳ Asynchronous Counters (Ripple Counters)

↳ Synchronous Counters



(Synchronous)
All FF's receive ext. clock signal simultaneously.



* FF's are connected in such a way that the QP of 1st FF drives the clock of next FF

* Circuit is simple for more no. of states

* Speed is slow as clock is propagated through no. of stages.

* There is no connection b/w QP of first flip flop & clock of next FF.

* Circuit becomes sophisticated as no. of states increases.

* Speed is high as clock is given at a same time.

counters (As./S) based on the way counting progresses

↳ Up counters



0-1-2-3-

↳ Down counters

7-6-5--

↳ Up/Down counters

3-bit Asynchronous Up Counter





Clk	Q_3	Q_2	Q_1	Decimal eq.
Initially	0	0	0	0
1 st (↓)	0	0	1	1
2 nd (↑)	0	1	0	2
3 rd (↓)	0	1	1	3
4 th (↑)	1	0	0	4
5 th (↓)	1	0	1	5
6 th (↑)	1	1	0	6
7 th (↓)	1	1	1	7
8 th (↑)	0	0	0	0

8 states
 $2^n = 2^3 = 8$
n → no. of flip flops

Maximum count : $2^n - 1 = 7$


4-bit Asynchronous Up Counter





clk	Q _A	Q _B	Q _C	Q _D	decimal eq.
Initial	0	0	0	0	0
1 st (i)	0	0	0	1	1
2 nd	0	0	1	0	2
⋮	⋮	⋮	⋮	⋮	⋮
9 th (i)	1	0	0	1	9
14 th (i)	1	1	1	0	14
15 th (i)	1	1	1	1	15


3 bit Asynchronous Down Counter



clk	Q _A	Q _B	Q _C	Q̄ _A	Q̄ _B	Q̄ _C
Initially	0	0	0	1	1	1 (1)
1 st (i)	0	0	1	1	1	0 (2)
2 nd (i)	0	1	0	1	0	1 (3)
3 rd (i)	0	1	1	1	0	0 (4)
4	1	0	0	0	1	1 (2)
5	1	0	1	0	1	0 (2)
6	1	1	0	0	0	1 (1)
7	1	1	1	0	0	0 (0)


3 bit & 4 bit UP/DOWN Ripple Counter

- We have designed up & down counters separately.
- But in practice both these modes are combined.
- A mode control input (M) is used to select either up or down mode.
- A combinational circuit is required between each pair of flip-flops.



M=0 → upcounting
M=1 → downcounting
Y is connected to clk of next ff
Y-bar is connected to clk of next ff

M	Q	Q̄	Y	Ȳ
0	0	0	0	0
0	0	1	0	0
0	1	0	1	1
0	1	1	1	0
1	0	0	0	0
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1



Modulus of the counter and counting up to Particular Value

- 2-bitripple counter is called MOD-4 or modulus 4 counter.
- 3-bitripple counter is called MOD-8 counter.

n → no. of bits

MOD number = 2^n


State = 2^n

MOD = state no.

State Diagram of a Counter

2-bit up counter


Q_1	Q_0
0	0
0	1
1	0
1	1



3-bit counter:

$$\text{No. of states} : 2^3 = 8$$

$$\text{Max. count} = 2^n - 1 = 7$$




Decade (BCD) Ripple Counter

Important points:

- ① Negative edge triggered $\rightarrow Q$ is clock \rightarrow Up counter
- Positive edge triggered $\rightarrow \bar{Q}$ is clock \rightarrow Up counter
- Negative edge triggered $\rightarrow \bar{Q}$ is clock \rightarrow Down counter
- Positive edge triggered $\rightarrow Q$ is clock \rightarrow Down counter

② 2 flip-flops cascaded


Resulting ff has MOD MN



clock

	Q_0	Q_1	Q_2	Q_3
initial	0	0	0	0
1st	0	0	0	1
2nd	0	0	1	0
.
10	1	0	0	0
11	1	0	0	1
1010	1	0	1	0
1011	1	0	1	1
1111	1	1	1	1

Decade counter



This can also be done by only taking Q_D

& Q_B since (from 0-10 1010 occurs only in 10)

How to Design Synchronous Counters

Step 1: Decide no. of flip flops

Step 2: Excitation table of FF

Step 3: State diagram & circuit excitation table

Step 4: Obtain simplified eq using K-map

Step 4: Draw logic diagrams.

Difference b/w Synchronous & Asynchronous Sequential Ckt's


Synchronous

- Easy to design
- A clocked ff acts as memory element
- They are slower
- Edge triggered

Asynchronous

- Difficult to design
- An unclocked ff or time-delay element is used as memory element
- Faster as clock is not present
- level triggered

Introduction to State Table, State diagram & State Eq



$$\text{State eq: LHS} = \text{RHS}$$

↓
Q_{out}

P.S. ∈ I/P

P.S.	x	N.S	→	
Q ₀	Q ₁	Q _{0'}	Q _{1'}	→
0 0	1.	1 0	1	


combinat. of P.S & i/p
must make Q_{out} = 1

Registers:

→ FF is 1-bit memory cell
To increase the storage capacity, we have to use group of FF's,
known as register

→ To store n-bit data in FF reg
→ same clock is used in all ff's. ∴ we are bound to
follow the clock.

Assume $f = 1 \text{ MHz} \Rightarrow T = \frac{1}{f} = 1 \mu\text{sec}$
For every 1 μsec at one edge, value changes
Suppose we wish to hold the
value 1011 for 100 μs,




we use independent control called load.

Synchronous load: FF is operational when CLK ↑ & load ↑

Asynchronous load: only load ↑


so for 100 μsec we give load ↓



load ↓

Data formats and classification of Registers

→ Data can be entered in serial or in parallel form → called
called temporal code
one bit at a time
all bits at a time




Classification of registers

i) Depending on i/p & o/p :


- a) SI SO
- b) SIPO
- c) PISO
- d) PIPO

ii) Depending on application

- a) Shift reg.
- b) Storage reg. (PIPO) (just stored)




iii) Shift Register (SI SO)



→ To store "1101"


Clk	Q ₃	Q ₂	Q ₁	Q ₀
Initially	0.	0.	0.	0
↓	1	0	0	0
↓	1	1	0	0
↓	1	1	1	0
↓	1	1	1	1



But since only 8₀ needs more clock cycles to set high



needs more clock cycles to set high

Shift Registers (SISO)



SISO → 4 clock pulses to store data
SISO → 4 clock pulses " "

(Shift register) (PIPO) / Storage reg / Buffer reg




note how we
give it's
before edge falls

Shift register (PIPO)

Two modes:

- ① Load mode → to achieve parallel if P
- ② Shift mode




Bidirectional Shift Register

$011 \rightarrow (3)$
shift left

$(3)_{10} \xrightarrow{\times 2} (6)_{10}$ (shift left)

$110 \rightarrow (6)$

$(6) \xrightarrow{2 \div 2} (3)$ (shift right)



Universal Shift Register

Bidirectional S.R + parallel loading \Rightarrow U.S.R
(data input is parallel)

Mode control:

Reg. op:

S₁, S₀

0 0

No change

0 1

Shift right

1 0

Shift left

1 1

Parallel load



Shift left construction

(left shift) \rightarrow S₁ = 1, S₀ = 0

Q₁ \rightarrow Q₂

(right shift) \rightarrow S₁ = 0, S₀ = 1

Q₂ \rightarrow Q₁

