

MPMC


Interrupt Instructions

INT nn nn= 00 10 255

main program



Interfacing



CPU can be constructed using discrete IC's like subtractor IC, etc
single IC for entire CPU

CPU built into a single IC
→ microprocessor

max. memory capacity = 2^n , n = address lines.

8086, n = 20 $\Rightarrow 2^{20}$ = 1MB

no. of data lines = 16

clock frequency of standard 8086 = 5MHz

MP operations :

① MP initiated operations

② Memory read

③ Memory write

② Internal operations

④ I/O read

⑤ Peripherally initiated operations.

⑥ I/O write

To perform these,

① MP must identify memory or I/O with its address
→ address bus (20 bit in 8086)

② Provide timing & synchronisation signals

RD = 0 \Rightarrow Read operation
WR = 0 \Rightarrow Write
+1 \Rightarrow Not a read
+1 \Rightarrow Not write

this topic

↳ Architecture

↳ Instruction set & programming

↳ I/O interfacing

M/IO \rightarrow 1 \Rightarrow operation refers to memory

\rightarrow 0 \Rightarrow IO operatⁿ.

Memory Read

M/IO	RD	MR
0	0	1
0	1	1
1	0	0
1	1	1

$$\Rightarrow MR = M/IO + RD$$

i) perform data transfer

by data bus (16 bit for 8086)

ii) Internal operations:

o i) Store data: Registers

General purpose registers
AX, BX, CX, DX
AH, BH, CH, DH
AL, BL, CL, DL
Base & index registers
segment & (16-bit)

AX \rightarrow 16-bit accumulator

iii) Segment registers (16-bit)


CS
DS
SS
ES
SP

BP } pointer registers (used in stack applicⁿ)
SP }
SI } index register
DI }
(used in string operatⁿ)

2²⁰ = 1 MB memory

each segment = 64 KB


1 KB = 1024 x 8 bits



[CS] \rightarrow 5000H

(1st 16-bits of starting address of code segment)
e.g. [IP] = 2345H

Physical address = [CS] \times 10H + [IP]



Data segment: used to store data
64 kb.

Advantage of memory segmentation:

- can access 4 segments \times 64 kb \Rightarrow 256 kb of info can be accessed simultaneously.
- same memory can be accessed by multiple users
8086 \rightarrow multi-user config.

Stack segment: temp. storage extra segment if data is excess of 64kb,

- or if in multi-user config, if 2 users want to use same data, common data can be stored here
- string operations.

- o ii) Perform arithmetic & logical operation
- in 8086 [ALU] \rightarrow 16-bit \therefore 8086 is called 16-bit processor
- to perform any 16-bit operation, it will take only 1 clock cycle

o iii) Testing for the conditions

↳ flag register \rightarrow 16-bit
9 diff flags

Flag registers

[X X X OF DF IF TF SF ZF AC F P F C F]

Flag \rightarrow basically a flip-flop \Rightarrow 2 states \rightarrow can be set or reset

- ↳ Conditional \rightarrow CF, PF, AC, ZF, SF & OF
- ↳ Control \rightarrow DF, IF, TF

② Carry flag:

During addition: Suppose, result of 2 8-bit numbers $>$ 8 bit
CF=1 (set)
otherwise CF=0 (reset)

During subtraction: Minuend - Subtrahend, Sub 2 Min,
(i.e. needs borrow) \rightarrow CF=1

③ Parity flag: in data communication systems
(to detect errors & correct)

If binary no. contains even 1's \Rightarrow even parity
odd 1's \Rightarrow odd parity

\rightarrow if result of any AL operat contains even 1's, PF set
otherwise PF=0.

eg: $32H \rightarrow 0011\ 0010$
 $59H \rightarrow 0101\ 1001$
 $\underline{1000\ 1011}$ \rightarrow contains 4 1's \Rightarrow PF=1

④ AF: Normally used in BCD arithmetic

lower order 4 bits are imp

if carry from lower nibble to upper nibble, AF=1
otherwise AF=0

or in subtract,
if lower nibble needs borrow from upper nibble

eg: $39H + 5AH = 93H$ $A+9 = A+5+4$ $A+5 = F$
 $F+4 = F+1+4$
 $= 10 + 3$
 $= 13H$

ACF=1 (or)
can be don't in binary

$39H$ $0011\ 1001$
 $5AH$ $0101\ 1010$

① Zero flag: if result of any AL operⁿt is 0, ZF = 1

$$\begin{array}{r} \text{eg: } \begin{array}{r} \text{FF H} \\ + \text{01 H} \end{array} \\ \hline \text{result: } \begin{array}{r} \text{00} \\ \rightarrow \text{ZF = 1} \end{array} \end{array}$$

② Sign flag:

-ve no. MSB = 1
+ve no. MSB = 0

signed no.s

i) sign-magnitude

ii) signed 2's comp

→ 8086 in this is used. [MSB → signed bit
 n-1 → magnitude bits
-2ⁿ⁻¹ to 2ⁿ⁻¹-1]

eg: n=8 ⇒ [-128 to 127] using sign
2's comp.
(0 → 255) using unsigned 2's comp.

If result of any arithmetic operⁿt

is -ve (neglecting carry)
ie MSB = 1 ⇒ SF = 1

otherwise SF = 0

③ Overflow flag: (-2ⁿ⁻¹) to (2ⁿ⁻¹)

If result of any operⁿt is outside above range OF = 1

eg: (100)₁₀ + (50)₁₀ = (150)₁₀ ⇒ OF = 1 (range -128 to 127)

Control flags: Flags can be programmed by user.

④ Directⁿ flag:

If DF = 1 ⇒ string operⁿt will be operated in auto in mode

DF = 0 → auto decrement mode

⑤ Interrupt-enable flag:

IF = 1 ⇒ μP recognises the interrupt

IF = 0 ⇒ μP does not recognise.

⑥ Trap flag: used for debugging the program

If TF = 1 by programmer, μP operates in single-stepping mode i.e. after each instruction is executed, μP will

[drawback:
takes
lot of
time]

So in interrupt service subroutine you can write instructions to display contents of registers (basically use like console to & memory locat^s, debug like in js).


another method to debug:

Break-point method: programmer can set like after 10 instructions (using assembler directives)

⑦ Sequence the execution of instructions


(effective or offset address)

↳ IP → instruction pointer. (holds address of instruction to be executed next)



⑧ Store the data temporarily during executⁿ in a defined R/W locat^r called stack

stack segment
(LIFO)



Stack top: locat^r upto which data is full

Stack pointer: holds the offset of stack-top
here [5005]

Need of Stack:


③ During subroutines (or) procedures

whenever subroutine is called, before jumping there
contents of IP (which holds next address of after sub)
must be pushed to stack.

or if subroutine uses registers, old content of registers → to be
pushed to stack

Externally or Peripherally initiated operations:

④ Reset (pin)



if RESET = 1 → μP suspends all internal operations &
resets all registers, flags to 0.

DS, SS, ES, SI = 0, CS = FFFFH

If RESET = 0, μP fetches the instruction from CS
i.e. PA + [CS] × 10H + [IP]

$$= FFFF \times 10H + 0000H$$

\approx FFFF0H

⑤ READY





if READY = 0 → μP will enter into WAIT state

(suppose peripheral is slower compared to μP,
until data is ready, μP can be made to wait)

if READY = 1 → μP reads data from peripheral
through data bus.

used to synchronise peripheral device with μP.

⑥ Interrupt: can be hardware or software.



In 8086, 2 hardware interrupt:


INTR & NMI (Non-maskable interrupt)
(Maskable interrupt) cannot be disabled

can be disabled by the programmer through some program


INTR: +ve level triggered interrupt



NMI: +ve edge triggered interrupt



⑦ HOLD:




DMA: Direct Memory Access

control of buses need to be taken from μP.

⇒ peripheral devices do this using HOLD

if memory to I/O → long & time consuming




HOLD signal → request to the μP to hand over control of address & data buses to the peripheral for DMA transfer.

μP will acknowledge through HLDA (Hold acknowledge signal)
After transfer is over, control back to μP

PIN DIAGRAM

8086 → is a 40-pin IC available in P-DIP • Dual In-line Package



Common signals

8 → Minimum mode exclusively for

8 → Maximum mode

48 (in total)

AD₁₅ to AD₀ & A₁₅/S₆ to A₁₆/S₃

→ lower order 16 address lines are multiplexed with data lines

AD₁₅ to AD₀ → Multiplexed address data bus

reason ← we can reduce no. of pins ⇒ area reduces

A₁₅ → A₀ = lower order 16 bit of address bus

D₁₅ → D₀ = data bus

1 clock period of any MP → 1 T state

8086 bus cycle → 4 T states

- ① Identify device with its address
- ② generate control signals (Read/Write)
- ③ Transfer data

* In first T state AD₁₅ to AD₀ is used to carry address
remaining 4 bits of 20 bit are multiplexed with status signals i.e. A₁₅/S₆ to A₁₆/S₃ → Multiplexed Address-status bus
total 20 address lines during T1.


In subsequent T states AD₁₅ to AD₀ carry data & A₁₅/S₆ to A₁₆/S₃ carry status signals

How will this be latched?

⇒ ALE → Address Latch Enable (signal)
↳ used to demultiplex address-data bus & address-status bus


How exactly is it demultiplexed?


→ latches (D flip-flop)
-ve edge



So, the only condition for latching this data into OLP is clock has to be changed from 1 to 0 i.e. -ve edge

So by using octal latch (with 8 latches inside an IC)
eg: 8282





So o/p will have no bit address bus until next high to low.

In subsequent clock cycles only data & status can be extracted.
Now address bus, data bus, status buses
are available separately.



④ clock (clk) : This clock has to be generated using the external crystal generator (crystal oscillators are stable)

⑤ $S_3 - S_0$

		operation
S_4	S_3	
0 0		Extra segment
0 1		Stack segment
1 0		Code-segment / no segment
1 1		Data segment

S_6 : (during HOLD operatⁿ)
 S_6 is normally low when buses are under MP control.

once MP uses buses & is ready to give buses to memory, it makes S_6 go to high impedance state.

Suppose, take an tri-state buffer
(buffer amplifies current, ifp & o/p voltage remains same)

C=1 \Rightarrow Normal operation

C=0 \Rightarrow Buffer enters tri-state

(high impedance state 'z')

\Rightarrow almost acts as open circuit

\Rightarrow draws no current
 \Rightarrow not going to load the device connected to o/p of buffer

8-BUS CYCLES OF 8086

⑥ BHE/S_2 BUS High Enable

carries BHE information during T₁, T₂ in subsequent clock cycles, s.t.

⑦ READ (RD)

DEN, NR

DT/E

8286 \rightarrow an external device (a transceiver) (combination of transmitter & receiver)



MP can read or write into transceivers.

\rightarrow during read operation, DEN is low

DT/E \rightarrow Data transmit / Receive \rightarrow low \rightarrow 0


\rightarrow during write operation, since MP is sending data to peripheral device, DEN will be low early as compared to

DT/E \rightarrow high 1

⑧ BHE \rightarrow enables higher order 8 bits of data bus
 $\therefore D_{15}$ to D_8 (lower is D_7 - D_0)

memory of 8086 = 1 MB = 1024 KB

Half of this = 512 KB




\rightarrow each location capable of storing 8 bits
But MP 8086 is 16-bit. In some applicⁿs we need 16-bit data also

To enable 16-bit data into memory we would require 2 clock cycles.

Instead,

To simultaneously or parallelly read 16 bit, the memory is divided into 2 banks — odd & even bank.



BHE	A_0	Memory operation
0	0	Two byte (Word) operation ($D_{15}-D_0$)
0	1	one byte from odd bank ($D_{15}-D_0$)
1	0	" even bank (D_7-D_0)
1	1	No data (No bus)

$A_0 = 0$ for even addresses

① S_2 : low during interrupt acknowledge signal

② \overline{INTA}

③ $MN/\overline{MR} = 1 \Rightarrow$ minimum mode
 $= 0 \Rightarrow$ maximum mode

④ \overline{TEST} : (during WAIT)

i.e. µP will WAIT until $\overline{TEST}=0$

⑤ READY

⑥ RESET

8 exclusive MAXIMUM MODE signals


$S_2 + S_1$	S_0	Function
0	0	Interrupt acknowledge
0	1	I/O read
1	0	I/O write
1	1	Halt
2	0	Code access
2	1	Memory read
3	0	Memory write
3	1	Not used

⑦ $\overline{QS} = \text{Queue status}$

QS_1	QS_0	Operation
1	1	Reads 1st byte (opcode fetch from queue)
0	1	Empty the queue
0	0	Not used
1	1	Read subsequent bytes from queue

⑧ $\overline{RT/GT}_0 ; \overline{RT/GT}_1$

Request by grant 0 & request by grant 1



Whenever bus master wants to use system bus (address + data), it will request through one of these signals ($\overline{RT/GT}_0$ or $\overline{RT/GT}_1$)

In order to request, it will send one clock duration pulse on this line
 $(\overline{RT/GT}_0 \text{ has higher priority})$

Then µP → first completes execution of current instruction → then it informs bus master through same signal, → then data transfer, bus master sends active low signal ($\overline{RT/GT}_1$ or $\overline{RT/GT}_0$), that 8086 will relinquish system bus to bus master.

After data transfer, bus master sends active low signal ($\overline{RT/GT}_1$ or $\overline{RT/GT}_0$). Then 8086 regains control of system bus.

3) LOCK: A low on LOCK signal indicates that request from other bus master is not granted. (until service of first bus master)
once first bus master returns control of system bus back to CPU, LOCK → high

INSTRUCTION SET

1) DATA transfer group

① MOV instructions:

REG - REG
MEM - REG
REG - MEM
* Data transfer from mem² to mem¹ is not allowed.

eg: MOV CL, BL CL [35] BL [99]
After
CL [99] BL [99]

- * size of both registers, if used, must be same.
- * By default segment register will be DS
- * None of the flags will be affected

eg: [DS] = 5000H [BX] = 2000H 52000H
MOV AL, [BX]
PA = 5000 × 10H + 2000H ⇒ 52000H ⇒ AL = [20]

MOV AX, [BX] AX [32; 20],

→ this can be BX, BP, SI, DI
can be BX, BP (Base addressing mode)


eg 2: MOV AL, START [BX] DS = 5000 START = 0040
or MOV AL, [START + BX] BX = 3900
PA = [DS] × 10 + START + [BX]
⇒ 50000 + 0040 + 3900 = 53940

MOV AL, START [DI] ⇒ Index addressing mode
can be SI / DI

MOV AL, START [BX][DI] ⇒ Base Indexed addressing mode
PA = [DS] × 10H + START + BX + DI
= 53940 + 9000 = 5C940

② MOVSB: Move string byte

Source Destination




* Before MOVSB instruction,
load [0064H] to CX
if set or reset Direction flag
(CLD or STD)
ie MOV CX, 0064
CLD
MOVSB

③ MOVSW: Move string word (2 bytes)

transferring words
For same no. of bytes as above ie (44H), 100 bytes
c8H = 200 bytes

[SI] = 6000, [DI] = 7000

(200), = C8 H



④ MOV segment, mem/reg

CS, DS, SS, ES

we have to use data segment by default to compute the PA.

(mem)

- i) DS: START : Direct
- ii) [BX], [BP], [SI], [DI] : Indirect
- iii) [BX / BP + START] : Based
- iv) [DI / SI + START] : Index
- v) [BX / BP + DI / SI + START] : Based Index

LOAD Instructions


LEA reg, reg/mem

2. LDS → load data segment

LDS reg, mem[reg]

[reg] ← [mem]

[DS] ← [mem+2]



3. LES reg, mem

4. LAHF : Load AH register with flag register

[AH] ← [FRL]
(flag register lower)

PUSH and POP instructions,

① PUSH reg suppose BX [CC DD] push → [DD CC]

② PUSH mem

③ PUSH segment/reg → cannot be CS

④ PUSH flag register ⇒ PUSH F

[SP]-1 ← FRH

[SP]-2 ← FRL

SP ← SP-2

EXCHGNE Instructions

XCHG reg1, reg2

[reg2] ← [reg1]

XLAT → MOV AL, [AL][BX]

[AL] ← [AL]+[BX]

used to convert ASCII code to EBCDIC
Extended Binary coded decimal interchange code

Arithmetic Instructions

① ADD instruction

② ADD reg/mem, reg/mem
* Both cannot be memory

③ ADD reg, data

④ ADD mem, data

⑤ ADC reg/mem2, reg/mem1

$$[\text{reg}/\text{mem}2] \leftarrow [\text{reg}/\text{mem}2] + [\text{reg}/\text{mem}1] + [\text{CF}]$$

⑥ ADC reg, data

⑦ ADC mem, data

⑧ MUL instructions

⑨ MUL reg/mem (unsigned multⁿ)

For 8-bit × 8-bit multⁿ : [AX] ← [AL] × [reg₈/mem]

For 16-bit × 16-bit : [DX:AX] ← [AX] × [reg₁₆/mem]

⑩ IMUL reg (for signed multiⁿ)

⑪ DIVISION

⑫ DIV reg/mem (for unsigned)

* For 16-bit by 8-bit : $\frac{[AX]}{[reg/\text{mem}]}$ → remainder → [AH]
quotient → [AL]

* For 32-bit by 16-bit : $\frac{[DX:AX]}{[reg/\text{mem}]}$ → remainder → [DX]
quotient → [AX]

⑬ IDIV reg/mem (for signed division)

IDIV reg/mem

⑭ INC reg : increments

[reg] ← [reg] + 1

⑮ DEC

[reg] ← [reg] - 1

③ DAA : Decimal adjust AL after addition
(implicit addressing mode)

* Used in BCD addition

eg:
MOV BL, 09H
MOV AL, 05H
ADD AL, BL

$$[AL] \leftarrow [AL] + [BL]$$

DAA

AL 14

Internal operatⁿ:

- + If lower nibble of AL is 79 or if AF is set it adds 6 (00110) to lower nibble.
- + If higher nibble of AL is 79 or CF is set add 0110 to upper nibble.

eg:
09H : 0000 1001
05H : 0000 0101
0000 1110
0000 0110
0001 0100 → 14

④ DAS: Decimal adjust after subtraction
if AF set, -6 (0110) from AL lower nibble.
CF set, -6 from AL upper nibble.

⑤ AAA: ASCII Adjust AL after addition

0 → 30 H
1 → 31 H

To perform ascii addition without masking

9 → 39 H
[AL]: 39 H
[BL]: 35 H

39
35
6E H

But you need 04
if AAA used AL 04
CF 1

⑥ AAS : ASCII adjust for subtraction

⑦ AAM: BCD adjust after multiplication
eg: $05D \times 09D = 45D$

MOV AL, 05H

MOV BL, 09H

MUL BL

$$[AX] \leftarrow [AL] * [BL]$$

AX 002E

But we need

→ AAD

AH AL
04 05

45D

unpacked BCD
(ie 1 BCD per byte)
digit

67D
9D
67 + 9 = 04
67D = 43H

AX
06 07

AAD
AL 43
MOV CH, 09H
DIV CH
[AL] = 07H
[AH] = 04H

LOGICAL, Rotate, Shift & Compare:

① NOT reg/mem (1's complement)

② NEG reg/mem (2's complement) Conditional flags will be affected.


③ OR reg/mem, reg/mem

④ AND reg/mem, reg/mem

⑤ XOR reg/mem, reg/mem

Shift & Rotate instructions

⑥ RCR reg/mem, 1
(Rotate through right with carry)



③ ROL reg/mem, 1 or cl, ④ ROR reg/mem



SHIFT operatⁿ:

⑤ SAL reg/mem, 1 or cl



⑥ SAR



COMPARE instructions:

⑦ CMP reg/mem², reg/mem¹

$[\text{reg}/\text{mem}^2] - [\text{reg}/\text{mem}^1]$ → Result is discarded
Based on result flags are set or reset.

Branch instructions

↳ Conditional : JZ/JE addr

↳ Unconditional : JMP reg/mem
 $[\text{IP}] \leftarrow [\text{reg}/\text{mem}]$

(18) Conditional JMP instructions

⑧ JZ / JE addr / / set

⑨ JNZ / JNE addr if zero flag reset

⑩ JS addr : Jump if -ve / signed

⑪ JNS addr : Jump if no sign or +ve

⑫ JP / JPE addr : Jump if parity even

⑬ JNP / JPO addr : Jump if parity odd or no parity odd

⑭ JC / JB / JNAE if Not above or equal
carry if below

⑮ JNC / JNB / JAE addr
1 JA Above JNBE
no carry if not below or equal

⑯ JO addr
if overflow set

⑰ JNO
no overflow.

⑱ JG / JNLE
Greater Not lower or equal

⑲ JL / JNGE

⑳ JGE / JNL
Greater or equal Not less

㉑ JELE / JNGI

㉒ JCXZ addr if $\text{CX} = 0$

㉓ JBE / JNA

Below or equal

㉔ JAE / JNB

CALL instructions : associated with subroutines or procedures

(Stack concept)

Loco:

STRING Instructions:

⑮ LOAD String Byte : LD\$B

⑯ [AL] $\leftarrow [(\text{SI})]$ [cs] = 5000H
[SI] = 2000H [FE]

LD\$B
AL [FE]

If direction flag = 0, contents of SI will be incremented by 1

DF = 1 \Rightarrow SI content - 1

i) LDSW


DF=0 \Rightarrow increment by 2
DF=1 \Rightarrow decrement by 2

$AX \leftarrow SI \& SI+1$

ii) MOVSB / MOVSW

$[DI] \leftarrow [SI]$

e.g. to move



iii) CMPSB / CMPSW

$[SI] - [DI]$

For Above e.g.,

MOV SI, 5000H
MOV DI, 6000H
MOV CX, 0064H

CLD

REP CMPSB \Rightarrow operr continues until CX=00001H
 \rightarrow REPE / RPEZ (or)

If $[SI] = [DI]$ ie ZF is set

iv) SCASB / SCASW

$[AL] - [DI]$

$[AX] - [DI]$

MOV AL, 00H
MOV CX, 0064H
MOV DI, 6000H
CLD
REP SCASB

INTERRUPT

INT nn
nn: 00 to 255

Main program

INT

PUSH F
IF = 0
TF = 0
PUSH CS
PUSH IP

control goes to

Interrupt service subroutine

PUSH reg
IRET

→

POP IP
POP CS
POP F

Interrupt return

256 software interrupts
each req 4 locat.

$\Rightarrow 256 \times 4 = 1024 = 1\text{kb}$

req. to store interrupt addresses

Interrupt table

INT 0 \rightarrow CS \rightarrow stack
IP \rightarrow to stack

used

to store IP &
CS contents of INT 0

INT 255

IP

INT nn
4x nn

[IP] $\leftarrow [4 \times nn]$

[CS] $\leftarrow [4 \times nn + 2]$

eg. INT 2
[IP] $\leftarrow [000088H]$
[CS] $\leftarrow [0000AH]$

000088H
0000A
0000AH
0000B

10400H
0030
10430H
starts here

IP = 0030 H
CS = 1040

1. INT 0: Divide by zero

2. INT 1: single-stepping

3. INT 2: Non-maskable interrupt (NMI)

4. INT 3: Break-pointing

5. INT 4: Interrupt on overflow

6. Interrupts for future purpose

INT 5 - INT 31


7. Maskable interrupts


INT 6 - INT 255

IRET

Predefined interrupts

Status Instructions / Process Control Instructions

- ① CLC : clear carry flag
- ② CLD : clear direction flag
- ③ CLEI : clear interrupt flag (all except NMI)
- ④ STC : set carry
- ⑤ STD : set Direction
- ⑥ STI : Set. Interrupt
- ⑦ CMC : Complement carry
- ⑧ NOP : No operations (creates delay)
- ⑨ HLT : Halt
- ⑩ ESC : escape → control transferred to co-processor or (math processor) eg: 8087
- ⑪ WAIT : After execute, MP enters idle state until low signal available on TEST pin.
- ⑫ LOCK prefix : eg: LOCK MOVSB → used in multi-user config

 if Pro 1 uses this, Pro 2 cannot request access to BUS
- ⑬ used for emergency instructions.
- ⑭ CBW : Convert Byte to Word (operates only on AX)
 copies sign bit of AL on to AH



- ⑮ CWD : Convert word to double word.
 copies sign bit of AX on to DX

I/O Instructions

- * each I/O device + port has some addr.
- * only AL & AX registers used
- * 2 instruct's : IN & OUT
- ↳ IN AL, port addr.
 $AX[AL] \leftarrow (\text{port addr})$
- DX can be used to store port address
- eg: IN AL, DX
 IN AX, DX

OUT port addr, AL
 or
 AX


OUT DX, AL
 or
 AX

8086 : (In total 117 Instructions)

Programming


ex: 1 Write AP to clear 100 consecutive memory locations

```
→ MOV CX, 0064H
    MOV AX, 5000H
    MOV DS, AX
    LEA BX, 5000H
    UP : MOV BYTE PTR [BX], 00H
          INC BX
          LOOP UP
          HLT
```



$$\text{ex: 2 : } Y = \sum_{i=1}^{100} x_i w_i$$

```
→ MOV AX, 5000H
    MOV DS, AX
    MOV CX, 0064H
    LEA BX, 5000H
    LEA SI, 6000H
    MOV DX, 0000H
    UP : MOV AL, [BX]
          IMUL BYTE PTR [SI]
```




In order to interface I/O devices we need a programmable peripheral chip interface (PCI) 8255

8255 - 40 pin IC
with 3 ports
can operate in 8 modes

each port can be programmed as I/P or O/P
I/P port.

8255 Block Diagram


Format of Control Word



- ① In CD or I/O Mode, we cannot program single bit of a port as I/P or O/P port. The entire port can be programmed as I/P or O/P.
- ② In BSR mode; we can program individual port bits as I/P or O/P.

i.e. PA₇ - PA₀, we can set PA₀ = I/P
PA₁ = O/P

Interfacing 8255 to 8086




How to find chip select signal:

taking lower order 8 bits of address bus,

	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	
	0	0	0	0	0	0	0	0	: FCH
	0	1	0	0	0	0	1	0	: FDH
	1	0	0	0	0	1	0	0	: FEH
	1	1	0	0	0	1	1	0	: FFH
	1	1	1	0	0	1	1	1	
	1	1	1	1	0	1	1	1	

if we take all as 1's ($A_7 - A_2$):




Suppose to interface 8255 to 8086, to meet following specification:

PORt A = 00H

PORt B = 01H

PORt C = 02H

PORt D = 03H



A_1	A_0	
0	0	Port A + FCH
0	1	Port B + FDH
1	0	Port C + FEH
1	1	CWR + FFH

③ MOV 43H [SI], DH

10001000 01110100 43
887443 H

④ MOV C1, [437AH]

100010

INSTRUCTION TEMPLATE

6 bits : opcode [4bit] mod [3bit] reg [3bit]

REG	W ₀	W ₁	R/M	MOD
000	AL	AX	00	W ₀ W ₁
001	CL	CX	01	AL AX
010	DL	DX	00	BL BX
011	BL	BX	01	DL DX
100	AH	SP	100	BL BX
(101)	CH	BP	100	BP SP
(101)	CH	BP	101	CW BP
110	DH	SI	110	SI DH
(111)	BH	DI	111	DI BH DI

segment overwrite prefix: 001 110

00 ES

01 CS

10 SS


11 DS

8051

"on-chip computer"

Basic Components

- * 4k bytes internal ROM
- * 128 bytes internal RAM
- * Four 8-bit I/O ports (P0-P3)
- * Two 16-bit timers/counters
- * One serial interface




Microcontroller → can be considered as single chip computers.

Other 8051 features

- * Only 1 on-chip oscillator (external crystal)
- * 6 interrupt sources (2 external, 3 internal, Reset)
- * 64k external code (program) memory (only read) & PSEN
- * 64k external data memory (can be read & write) by RD, WR.
- * Code memory is selectable by EA (internal or external)

Embedded system (8051) Application

- An embedded system is closely integrated with the main system.
- It may not interact directly with the environment.
- For eg: A microcomputer in a car ignition control.



Comparison of 8051 Family Members

- * ROM type
 - 8031 no ROM
 - 805xx mask ROM
 - 87xx EEPROM
 - 89xx Flash EEPROM

- * example (AT89C51, AT89LV51, AT89S51)
 - AT = ATMEL (Manufacturer)
 - C = CMOS Technology
 - LV = low Power (3.0V)

PIN Diagram of 8051

- * One of the most useful features of 8051 → it contains 4 I/O Ports (P0-P3)
- * since pins talk to the environment, these I/O ports are imp in them

• Port 0 (pins 32-39) : P0 (P0.0 ~ P0.7)

- 8 bit R/W - General purpose I/O
- P0 acts as a multiplexed low byte address & data bus for external memory design.

we write like this because these ports are bit accessible. you can control individual bits separately

• Port 1 (pins 1-8) : P1 (P1.0 ~ P1.7)

→ P1 is not multiplexed

so when you want to choose among the ports, P1 can be 1st option

• Port 2 (pins 21-28) : P2 (P2.0 ~ P2.7)

→ 8 bit R/W - General purpose I/O

→ On high byte of address bus for external memory design.

Port 0 → lower order address & data bus

Port 2 - higher order

• Port 3 (pins 10-17) : P3 (P3.0 ~ P3.7)

→ General purpose I/O

→ If not using any of internal peripherals (timers) or external interrupts

* Each port can be used as input or output (bi-directional)

* Can be controlled at bit-level.

Port 3 Alternate Functions

P3.0 — RXD (serial input port)

P3.1 — TXD (serial output port)

P3.2 — TINT0 (external interrupt 0)

P3.3 — TINT1 (external interrupt 1)

P3.4 — TO (Timer 0 external input)

P3.5 — TI (Timer 1 external input)

P3.6 - WR (external data memory write strobe)

P3.7 - RD (external data memory read strobe)

- RST (pin 9) : reset
 - input pin and active high (normally low)
 - The high pulse must be high atleast 2 machine cycles
 - power-on reset
 - Upon applying a high pulse to RST, the pc will reset & all values in registers will be lost

Reset value of some 8051 registers:

PC → 0000	PSW → 0000	RAM → all are zero (all cleared)
ACC → 0000	SP → 0007	
B → 0000	DPTR → 0000	

- EA (pin 31) : external access, active low to access program memory locations 0 to 4K.
 - There is no on-chip ROM in 8031 & 8082
 - EA pin is connected to GND to indicate the code is stored externally.
 - PSEN & ALE are used for external ROM.
 - For 8051, EA pin is connected to VCC.
 - "—" means active low.

- ALE (pin 30) : address latch enable to latch address 0/p's at Port 0 & 2.
 - It is an output pin & is active high
 - 8051 port 0 provides both address & data
 - ALE is used for de-multiplexing the address & data by connecting to the G1 pin of the 74LS873 latch.

PSEN (out) : Program Store Enable, the read signal for external program memory (active low)

- RXD & TXD: UART pins for serial I/O on Port 3. (Receive & Transmit data)
- XTAL1 & XTAL2: Crystal inputs for internal oscillator
- VCC (pin 40): provides supply voltage to chip. voltage source is +5V
- GND (pin 20): ground
- XTAL1 & XTAL2 (pins 19,18) : - These 2 pins provide external clock.
 - way 1: using a quartz crystal oscillator
 - way 2: using a TTL oscillator

(Example 4)