Day-2

Hierarchical Vs Flat Synthesis and Efficient Flip-Flop Coding Styles

Hierarchy Is Preserved




```
/* Generated by Yosys 0.9+4081 (git sha1 862e84eb, gcc 7.

module multiple_modules(a, b, c, y);
  input a;
  input b;
  input c;
  wire net1;
  output y;
  sub_module1 u1 (
    .a(a),
    .b(b),
    .y(net1)
  );
  sub_module2 u2 (
    .a(net1),
    .b(c),
    .y(y)
  );
endmodule

module sub_module1(a, b, y);
  wire _0_;
  wire _1_;
  wire _2_;
  input a;
  input b;
  output y;
  sky130_fd_sc_hd__and2_0 _3_ (
    .A(_1_),
    .B(_0_),
    .X(_2_)
  );
  assign _1_ = b;
"multiple_modules_hier.v" 53L, 809C
```

Modules are instantiated by u1 and u2 whereas submodule

Write Verilog Multiple Modules Hierarchy

```
yosys> write_verilog multiple_modules_hier.v

7. Executing Verilog backend.
Dumping module `\multiple_modules'.
Dumping module `\sub_module1'.
Dumping module `\sub_module2'.
```

We can directly see the structure completely when we flatten -



Sub-Module

Module Level Synthesis

I preferred when we have multiple instances of same module.

Or Using Divide and Conquer Approach in massive designs.



Using Synth -top command we can control the module to be synthesized.

Various Flop Coding Styles and Optimization

DFF Asynchronous Reset

```
anshi@rtlworkshop-23062021-02:~/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files$ ls *dff*
dff_ares.net.v   dff_asyncres_net.v      dff_const2.v  dff_const5.v   tb_dff_async_set.v         tb_dff_const1.v  tb_dff_const4.v
dff_async_set.v  dff_asyncres_syncres.v  dff_const3.v  dff_net.v      tb_dff_asyncres.v          tb_dff_const2.v  tb_dff_const5.v
dff_asyncres.v   dff_const1.v            dff_const4.v  dff_syncres.v  tb_dff_asyncres_syncres.v  tb_dff_const3.v  tb_dff_syncres.v
anshi@rtlworkshop-23062021-02:~/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files$ iverilog dff_asyncres.v tb_dff_asyncres.v
anshi@rtlworkshop-23062021-02:~/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files$ ./a.out
VCD info: dumpfile tb_dff_asyncres.vcd opened for output.
anshi@rtlworkshop-23062021-02:~/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files$ gtkwave tb_dff_asyncres.vcd

GTKWave Analyzer v3.3.86 (w)1999-2017 BSI

[0] start time.
[3000000] end time.
```

Waveform of Dff Asynchronous Reset-Q follows d only when async_reset is low otherwise low.



Synthesize



Design of the D-ff



Asynchronous Set DFF

```
anshi@rtlworkshop-23062021-02:~/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files$ iverilog dff_async_set.v tb_dff_async_set.v
anshi@rtlworkshop-23062021-02:~/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files$ ./a.out
VCD info: dumpfile tb_dff_async_set.vcd opened for output.
anshi@rtlworkshop-23062021-02:~/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files$ gtkwave tb_dff_async_set.vcd

GTKWave Analyzer v3.3.86 (w)1999-2017 BSI

[0] start time.
[3000000] end time.
```

GtkWave Output



Sythesizer



Synchronous Reset-

```
anshi@rtlworkshop-23062021-02:~/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files$ iverilog dff_syncres.v tb_dff_syncres.v
anshi@rtlworkshop-23062021-02:~/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files$ ./a.out
VCD info: dumpfile tb_dff_syncres.vcd opened for output.
anshi@rtlworkshop-23062021-02:~/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files$ gtkwave tb_dff_syncres.vcd
```





Optimization

Multiplication

Initial



Zero memories, processes and no cells to be synthesized

After ABC pass, it shows there nothing to map

```
Applications  Terminal  mult_2.v (~/VLSI/sky13...
Terminal
File  Edit  View  Search  Terminal  Help
4.24.1. Analyzing design hierarchy..
Top module:  \mul2

4.24.2. Analyzing design hierarchy..
Top module:  \mul2
Removed 0 unused modules.

4.25. Printing statistics.

=== mul2 ===

   Number of wires:                 2
   Number of wire bits:             7
   Number of public wires:          2
   Number of public wire bits:      7
   Number of memories:              0
   Number of memory bits:           0
   Number of processes:             0
   Number of cells:                 0

4.26. Executing CHECK pass (checking for obvious problems).
Checking module mul2...
Found and reported 0 problems.

yosys> abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

5. Executing ABC pass (technology mapping using ABC).

5.1. Extracting gate netlist of module `\mul2' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

yosys>
```

Here no gate is synthesized. Only 2-input a is converted to y by appending a zero in the end.

```
=== mul2 ===

   Number of wires:
   Number of wire bits:
   Number of public wires:
   Number of public wire bits:
   Number of memories:
   Number of memory bits:
   Number of processes:
   Number of cells:

4.26. Executing CHECK pass (chec
Checking module mul2...
Found and reported 0 problems.

yosys> abc -liberty ../my_lib/li

5. Executing ABC pass (technolog

5.1. Extracting gate netlist of
Extracted 0 gates and 0 wires to
Don't call ABC as there is nothi
Removing temp directory.

yosys> show

5. Generating Graphviz represent
Writing dot description to `/hom
Dumping module mul2 to page 1.
Exec: { test -f '/home/anshi/.yo                                    .pid' 2> /dev/null; } |
'; ) 3> '/home/anshi/.yosys_show

yosys>
```





Hence, no hardware required for Mult2

Multiply by 9



```
11.24.1. Analyzing design hierarchy..
Top module:  \mult8

11.24.2. Analyzing design hierarchy..
Top module:  \mult8
Removed 0 unused modules.

11.25. Printing statistics.

=== mult8 ===

   Number of wires:                 2
   Number of wire bits:             9
   Number of public wires:          2
   Number of public wire bits:      9
   Number of memories:              0
   Number of memory bits:           0
   Number of processes:             0
   Number of cells:                 0

11.26. Executing CHECK pass (checking for obvious problems).
Checking module mult8...
Found and reported 0 problems.

yosys> abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

12. Executing ABC pass (technology mapping using ABC).

12.1. Extracting gate netlist of module `\mult8' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

yosys>
```

Show



So, 2 a [2:0] are mapped to the 6 bits of y

So,we don’t need any hardware just by rewiring the signals we can implement the logic