# Day-5

# If, Case, For Loop and for generate

If-else statement-It is mainly used for priority Logic

#### **Cautions with If-**

An incomplete If statement results in an **Inferred Latch.** Suppose we do not give else statement in if construct, then the synthesizer will synthesize a latch which will infer to the past value of output in absence of an else block.

We should not have incomplete if statements unless it is intended.

Incomplete If's should be avoided especially in combinational circuits.

#### Case statement-

#### Caveats-

- **1.**Incomplete case will also lead to **Inferred Latches**. To avoid this, we should add a default case in the code.
- 2.Partial Assignments In case- This will create an **Inferred Latch**. So, we should assign all the outputs in all the segments of case.

## Comparison in If-else and case

If-else has a clear priority. Only one segment will execute either if, if -else or else whereas in case if more than one condition matches then it will execute both the condition in the order they appear. So, we should not have overlapping case statements.

#### For Loop-

- Used inside always block
- Evaluating expressions
- Not for instantiating hardware

#### **Generate For -**

- Always used outside the always block.
- Used for instantiating a hardware multiple time


#### Lab cases

# 1.Incomplete If construct:

The code is without else.




# Y follows i1 if i0 is high but latching onto its previous value if i0 is low, thereby resulting in an Inferred Latch



# Clearly, a D-Latch in inferred in synthesis



12 is not used and y is latched to i1 without creating a Mux.




## 2. Second Case of Incomplete -If:

Verilog Code- If is without else block




When i0 if high y follows i1 otherwise it checks for i2 and when i2 and i3 both are y latches to its previous value.



Clearly, it is inferring a latch

So, a nor is synthesized for the logic of the enable of D-Latch. If both i0 and i2 are low then the latch goes high. A 2:1 mux is present with i0 as select which if high then y is i1 else i3.




Hence, resulting in an Inferred Latch in case of incomplete if statement.


#### 3. Case Statements-Incomplete Case

If sel is 00, y is i0

If sel is 01, y is i1 else y will latch.



When sel is 00 y follows i0, when 11 if follows i1 and when it is 10 or 11 then y is latching to its previous value.



# **Gates Synthesized**

```
3.24.1. Analyzing design hierarchy..
Top module: \lincomp_case


3.24.2. Analyzing design hierarchy..
Top module: \lincomp_case
Removed 0 unused modules.

3.25. Printing statistics.

=== incomp_case ===

Number of wires: 9
Number of wire bits: 10
Number of public wires: 5
Number of public wires: 6
Number of public wires: 6
Number of memories: 0
Number of memory bits: 0
Number of processes: 1
$ 5, ANIDOT 1
$ 5, DLATCH N 1
$ 5, DLATCH N 1
$ 5, DNROT 1
$ 5, ONROT 1
$ 5, O
```

So, after synthesis a D-Latch is inferred in the design because o the absence of else block.



# 4. Complete Case with No Inferred Latch

```
Applications Terminal


| Comp_case.v (~/VLSVsky.)3ORTLDesignAndSynthesisWorkshop/verilog_files) (1 of 4) - GVIM

| File Edit Tools Syntax Buffers Window Help

| Comp_case.v (~/VLSVsky13ORTLDesignAndSynthesisWorkshop/verilog_files) (1 of 4) - GVIM


| Comp_case.v (~/VLSVsky13ORTLDesignAndSynthesisWorkshop/verilog_files) (1 of 4) - GVIM
| Comp_case.v (~/VLSVsky13ORTLDesignAndSynthesisWorkshop/verilog_files) (1 of 4) - GVIM
| Comp_case.v (~/VLS
```

# When sel is 00 y is i0, when 01 y is i1 else y is i2. Hence, no latching




# Clearly, no latching this time all gate synthesized are combinational logic

#### Design:




Hence, no latch is inferred.

# **5.Partial-Assignments**




When For x, when sel is 00, then x is i2 otherwise it is i1 and latched to its previous value for nand of sel0 and not(sel1).




X in inferred with a Latch because Partial assignments

# 6. Overlapping case




## Waveform:

When sel is 11, it is latching to an output of 1 as it gets confused with the value.




Design:

# A mux\_4 is created



#### **Gtkwave of Netlist**

# Here y is referring to i3 when sel is 11



So, there is mismatch between synthesis and simulation wave.

## Lab of For and For Generate

# 1. A 4:1 Mux using For

Code-Here for loop is used to create a 4:1 mux. It evaluates

```
Applications [ripple_counterv (~VLS... Eminal verilog_files - File Mana... | mux_generate.v (~VLS... | mux_generate.v (~VLS... | mux_generate.v (~VLS.)/sky130RTLDesignAndSynthesisWorkshop/verilog_files) - GVIM

File Edit Tools Syntax Buffers Window Help

module mux_generate (input 10 , input 11, input 12 , input 13 , input [1:0] sel , output reg y);

wire [3:0] i_int;

assign i_int = {i3,i2,i1,i0};

integer k;

always @ (*)

begin

if (k = 0; k < 4; k=k+1) begin

if (k = sel)

y = i_int[k];

end

end

end

endmodule
```


#### **Gtkwave**

So, when sel is 00 y is i0

sel is 10 y is i1


sel is 10 y is i2

sel is 11 y is i3




# Design:

Here a 4:1 Mux is synthesized with 2 select lines and an extra D Latch because of the else block in the code.



The waveform of the netlist matches with the waveform of RTL code.




Hence, for loop generates a 4:1 mux or a mux with higher inputs and reduces the effort of writing many lines of code.


No simulation and synthesis mismatch is found.

# 2. Demux Using For Construct


```
| Applications | Pripple_counterv (~NL. | Terminal | verifog_files - File Mana... | Move_generatev (~NLS... | Move demox_case.v (~NLS)s... | Move demox_cas
```

Demux\_case






# Waveform of demux with for loop



#### 3. Ripple Carry Adder using For Generate

#### **Gtkwave Waveform**



# **Design of Ripple Carry Adder:**

8 instances of Full-Adder have been created in Ripple Carry Adder using for generate.

