Day-2

Hierarchical Vs Flat Synthesis and Efficient Flip-Flop Coding Styles

Hierarchy Is Preserved

```
SC: + strash
SC: + irraig
SC: + scorr
SC: Warning: The network is combinational (run "fraig" or "fr
```

```
Y* Generated by Yosys 0.9+4081 (git shal 862e84eb, gcc 7)
module multiple modules(a, b, c, y);
  input a;
  input b;
  input c;
  wire net1;
  output y;
  sub module1 u1 (
    .a(a),
    .b(b),
    .y(net1)
  );
  sub module2 u2 (
    .a(net1),
    .b(c),
    .y(y)
endmodule
module sub_module1(a, b, y);
  wire _0_;
  wire 1;
  wire
  input a;
  input b;
  output y;
  sky130 fd sc hd and2 0 3 (
    .A(_1_),
    .B(\underline{0}),
    .X(2)
  );
  assign
          _{1} = b;
"multiple modules hier.v" 53L, 809C
```


Modules are instantiated by u1 and u2 whereas submodule

Write Verilog Multiple Modules Hierarchy

```
yosys> write_verilog multiple_modules_hier.v

7. Executing Verilog backend.
Dumping module `\multiple_modules'.
Dumping module `\sub_module1'.
Dumping module `\sub module2'.
```

We can directly see the structure completely when we flatten -




Sub-Module

Module Level Synthesis

I preferred when we have multiple instances of same module.

Or Using Divide and Conquer Approach in massive designs.



Using Synth -top command we can control the module to be synthesized.

Various Flop Coding Styles and Optimization

DFF Asynchronous Reset


```
anshi@rtlworkshop-23062021-02:-/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files$ ls *dff*

dff ares.net.v dff asyncres_net.v dff const2.v dff const5.v tb dff asyncres.v tb dff const1.v tb_dff_const1.v tb_dff_const2.v dff asyncres.v dff_asyncres.v dff_asyncres.v dff_const1.v tb_dff_const2.v tb_dff_asyncres.v tb_dff_asyncres.v tb_dff_const2.v tb_dff_const3.v tb_dff_const3.v tb_dff_const3.v tb_dff_const3.v tb_dff_const3.v tb_dff_syncres.v anshi@rtlworkshop-23062021-02:-/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files$ iverilog_dff_asyncres.v tb_dff_asyncres.v anshi@rtlworkshop-23062021-02:-/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files$ ./a.out
VCD info: dumpfile tb_dff_asyncres.vcd opened for output.
anshi@rtlworkshop-23062021-02:-/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files$ gtkwave tb_dff_asyncres.vcd


GTKWave Analyzer v3.3.86 (w)1999-2017 BSI


[0] start time.
[3000000] end time.
```

Waveform of Dff Asynchronous Reset-Q follows d only when async reset is low otherwise low.



Synthesize







anshi@rtlworkshop-23062021-02:-/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files\$ iverilog_dff_async_set.v tb_dff_async_set.v anshi@rtlworkshop-23062021-02:-/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files\$./a.out VCD info: dumpfile tb_dff_async_set.vcd opened for output. anshi@rtlworkshop-23062021-02:-/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files\$ gtkwave tb_dff_async_set.vcd GTKWave Analyzer v3.3.86 (w)1999-2017 BSI

[0] start time. [3000000] end time.

GtkWave Output





Sythesizer



Synchronous Reset-

anshi@rtlworkshop-23062021-02:~/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files\$ iverilog dff_syncres.v tb_dff_syncres.v anshi@rtlworkshop-23062021-02:~/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files\$./a.out
VCD info: dumpfile tb_dff_syncres.vcd opened for output.
anshi@rtlworkshop-23062021-02:~/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog files\$ gtkwave tb dff syncres.vcd






Optimization


Multiplication

Initial




Zero memories, processes and no cells to be synthesized


After ABC pass, it shows there nothing to map



5_

Here no gate is synthesized. Only 2-input a is converted to y by appending a zero in the end.






Hence, no hardware required for Mult2

Multiply by 9

```
mult8_net.v (~/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files) - GVIM2
File Edit View Sea File Edit Tools Syntax Buffers Window Help
  Number of cells
                  /* Generated by Yosys 0.9+4081 (git shal 862e84eb, gcc 7.5.0-3ubuntu1~18.04 -fPIC -Os) */
11.26. Executing C
Checking module mu module mult8(a, y);
                  input [2:0] a;
output [5:0] y;
Found and reported
                  assign y = { a, a };
yosys> abc -liberty
                  endmodule
12. Executing ABC
12.1. Extracting ga
Extracted 0 gates
Don't call ABC as
Removing temp dire
vosvs> show
13. Generating Gra
Writing dot descri
Dumping module mul
Exec: { test -f '/
'; ) 3> '/home/ans
yosys> write veril
14. Executing Veri
Dumping module `\mi
yosys> !gvim mult8
15. Shell command:
yosys>
                  "mult8 net.v" 7L. 1790
                                                                                                                                                             A11
                                                                                                                                                 1.1
```



So, 2 a [2:0] are mapped to the 6 bits of y

So, we don't need any hardware just by rewiring the signals we can implement the logic