



Register No: 22BAC10002
Email: anshumanrath2026@gmail.com
Link: www.linkedin.com/in/anshuman-rath-551549251

Anshuman Rath

Technical Skills: Embedded C | Python | MATLAB | Simulink | Quartus Prime | Modelsim (FPGA) | Arduino IDE | Proteus | Circuit Design

Certification: Digital Electronics Circuits (NPTEL), Maven Silicon (VLSI Design Methodologies, Embedded Systems), IBM (Cyber Security Analyst), MATLAB, Applied Machine Learning in Python (Coursera), CTTC

EDUCATION			
Board	Tenure	Educational institution	CGPA/Percentage
B. Tech (ECE AI & Cybernetics)	Oct 2022 –Ongoing	VIT Bhopal University	8.63/10
Class XII	July 2022	DAV PUBLIC School CSPUR	90.4%
Class X	July 2020	DAV PUBLIC School CSPUR	91.8%

ACADEMIC PROJECTS	
Control & Prevention	<ul style="list-style-type: none">▪ Accident Prevention System (August 2023- October 2023)<ul style="list-style-type: none">- Description: The main objective of this project is to prevent the accident which happens due to Drowsiness of driver, sudden asleep of driver due to continuous fatigue and strain- Technology: Arduino IDE, Proteus, IR sensor, Arduino UNO Microcontroller- Team Project: 3 members- Role: Hardware designer and Simulation
Safety & Security	<ul style="list-style-type: none">▪ Accident Detection System (February 2024– May2024)<ul style="list-style-type: none">- Description: This Project takes in depth look at Accident Detection System with the integration of various sensors, modules and algorithms to identify potential incidents and trigger appropriate actions such as alerting emergency services or deploying safety measures.- Technology: Arduino IDE, Proteus, IR Sensors, GPS and GSM Modules, Arduino-UNO & IoT- Team Project: 3 members- Role: Hardware designing & coding the controller

INTERNSHIP	
SURE INTERN 2024, Hyderabad Jun24 – Jul24	<ul style="list-style-type: none">▪ Project Intern under Signal Analyzation and Processing of Audio signal<ul style="list-style-type: none">• Worked under Eminent Prof Siva Rama Krishna Vanjari on Signal Analyzation and Processing of Audio signal. This Project helped me widening my knowledge in the domain of Signal Processing• The project on Signal Analyzation and Extraction of Clear Audio focuses on developing a comprehensive process to enhance audio signals by removing noise and interference.
RTL Design and Verification Intern, Bhubaneswar Nov24-Jan25	<ul style="list-style-type: none">▪ Internship Trainee, VLSIPRO TECHNOLOGIES<ul style="list-style-type: none">• Worked as an Intern in a reputed Private Company that is VLSIPRO TECHNOLOGIES in the role of Verification and Design of Semiconductor• My project focused on designing an 8b/10b Encoder/Decoder, where I explored the logic behind code mapping and disparity calculation. Understanding how data is encoded/decoded to maintain DC balance and ensure reliable transmission was a key takeaway.

EXTRA-CURRICULARS AND RESPONSIBILITEIS	
Responsibilities	<ul style="list-style-type: none">▪ Content Team Member- IoT Club VIT Bhopal▪ Student Member of IEEE
Extracurricular	<ul style="list-style-type: none">▪ Handled the IOT Unleashed event as a Content Team Member, VIT Bhopal (Advitya-2023)

ADDITIONAL INFORMATION

Hobbies	<ul style="list-style-type: none">▪ Playing musical Instruments: Guitar▪ Playing Cricket, Carrom and Badminton▪ Listening Music and Reading Books
Languages	<ul style="list-style-type: none">▪ English: Full Professional▪ Hindi: Full Professional