REFACTOR: Configure layout rlc on cap

[hui-zhou-a]

Use point terminals to form ports instead of padstack terminals. This is a workaround to support converting ports to RLC boundary in MCAD when ECAD is imported as a 3dlayout component.

[ansys-reviewer-bot]

Thanks for opening a Pull Request. If you want to perform a review write a comment saying:

@ansys-reviewer-bot review

[codecov]

Codecov Report

All modified and coverable lines are covered by tests ✅

Project coverage is 85.36%. Comparing base (d34e771) to head (40fa443).
Report is 3 commits behind head on main.

Additional details and impacted files

@@            Coverage Diff             @@
##             main    #6342      +/-   ##
==========================================
- Coverage   85.36%   85.36%   -0.01%     
==========================================
  Files         175      175              
  Lines       65797    65798       +1     
==========================================
  Hits        56169    56169              
- Misses       9628     9629       +1     

🚀 New features to boost your workflow:

• ❄️ Test Analytics: Detect flaky tests, report on failures, and find test suite problems.
• 📦 JS Bundle Analysis: Save yourself from yourself by tracking and limiting bundle sizes in JS merges.