### **ANTHONY HERMEZ**

Austin, Texas • official.anthonyhermez@gmail.com • anthonyhermez.github.io

#### **EDUCATION**

**The University of Texas at Austin** – Austin, Texas

Master of Science in Electrical and Computer Engineering

May 2026

GPA: 4.00

Bachelor of Science in Electrical and Computer Engineering

May 2025

**Bachelor of Science in Mathematics** 

May 2025

Minor: Computational Science and Engineering

#### **Relevant Graduate Coursework:**

ASIC Design Lab, Computer Architecture for Machine Learning, Parallel Computer Architecture, Advanced MCU Systems, VLSI, Operating Systems, Computational HW/SW Co-Design for HPC, Numerical Linear Algebra, Tensor Processing Methods

#### **SKILLS**

Design: Verilog, SystemVerilog, VHDL, Vivado, UVM, Genus, Innovus, Tempus, Voltus, Virtuoso, Primetime, Verdi, Indago

Programming: C, C++, Python, ARM Assembly, Embedded C, BASH, MPI

Protocols: AXI, UART, SPI, I2C

#### **EXPERIENCE**

## **Applied Research Laboratories** – Austin, Texas

June 2025 - August 2025

#### FPGA Engineer Intern

- Designed RTL for latency-critical soft-decision demodulation in VHDL on a Zynq UltraScale+ FPGA.
- Tailored the design around LUT6 slice architecture and minimized DSP slice usage using the Karatsuba algorithm.

#### **Apple** – Austin, Texas

May 2024 - August 2024

#### SoC Design Verification Engineer Intern

- Developed a complete UVM testbench for a distributed MMU IP at RTL level in SystemVerilog.
- Leveraged Cadence Verification IP to control AXI bus transactions with custom timing assertions on the full-chip IP.

### Texas Instruments - Dallas, Texas

May 2023 - August 2023

#### Validation Engineer Intern

- Designed and simulated an analog circuit that isolates high voltage from a temperature forcing unit.
- Captured final design in Altium, which is currently in use across multiple validation teams.

#### **Applied Research Laboratories** – Austin, Texas

June 2022 - December 2022

# **Embedded Software Engineer Intern**

Programmed firmware in C++ for a high-frequency radio-link simulator to interface with analog and digital attenuators.

## **PROJECTS**

# **Pipelined Polynomial HW Accelerator Generator**

Summer 2025

Wrote a Python script to generate RTL in Verilog or VHDL for any polynomial function with exact-precision arithmetic.

#### **Google Tensor Processing Unit**

**Spring 2025** 

- Architected a CISC ISA 5-instruction TPU from RTL to GDSII in SystemVerilog using Cadence and Synopsys flows.
- Performed FPGA emulation and validation via a scan chain interface on a custom PCB testing board developed in KiCad.

# C++ CPU Cache Coherency Simulator

Fall 2024

Implemented a snoopy MESI protocol in a C++ simulator, emulating a homesite-network interface across N processors.

# **Ordinary Differential Equations HW Accelerator**

- Developed a novel, single-precision FP RK4 numerical ODE accelerator in Verilog on a Zyng UltraScale+ FPGA.
- Interfaced FPGA to physics application via Linux kernel modules, achieving 600% speedup.

Spring 2023

Programmed firmware in C on an ARM M0-based μC for radio, audio, and display to recreate a 4-player laser tag game.

## **LEADERSHIP**

Graduate/Undergrad TA: Intro to Embedded Systems, Intro to Computing, Intro to Professional Engineering 2022 – Present UT University Orchestra Cellist: UT Non-Major Orchestra Cellist, Secretary of Cellos at Texas 2024 - Present

2022 - 2024 **Freshman Mentor:** Freshmen Interest Group (FIG) Leader, ECE Amplify Leader, FIG Mentor of the Year (2022) **Eagle Scout** 2021