# CMOS INVERTERS AND THEIR VOLTAGE TRANSFER CHARACTERISTICS (VTC) DESIGN, SIMULATION, EXPERIMENTAL TEST, AND ANALYSIS

1st Anthony Jerez

College of Electrical and Computer Engineering California State University, Northridge Northridge, CA anthony.jerez.156@my.csun.edu 2<sup>nd</sup> Syar Humayun

College of Electrical and Computer Engineering California State University, Northridge Northridge, CA

Abstract—Upon studying the basic structure and function of the NMOS and PMOS transistor, we study its voltage transfer characteristics when implemented as a complimentary MOS (CMOS). Noise margins, propagation delay and the switching threshold  $(V_m)$  are all looked at in this report. Simulations done in Pspice are shown as well as their experiemental counterparts.

Index Terms—CMOS, NMOS, PMOS, High & Low Noise Margins  $(NM_H \text{ and } NM_L \text{ respectively})$ , Propagation Delay, Switching Threshold  $(V_m)$ .

#### I. INTRODUCTION

The complimentary MOS or CMOS is one of the most fundamental implementations of the CMOS and PMOS transistors. CMOS digital circuits utilize NMOS and PMOS transistors operating as switches.




Figure 1. CMOS inverter schematic

An NMOS transistor will behave similar to a closed switch, exhibiting a small resistance between the drain and source when its gate voltage is "high" (logic 1). Conversely, when the gate voltage is "low" (logic 0), the transistor acts as open switch and the transistor is cut-off. The PMOS works in a similar fashion only in reverse. When we use these inverters in this way, with the PMOS on top of the NMOS (shown in

figure 3), the CMOS will invert the input which is what is demonstrated in figure 4.

	Channel OFF	Channel ON
	Vgsp > V <sub>⊤</sub> p	Vgs < V <sub>⊤</sub>
PMOS	or	or
	$Vin > V_T + VDD$	$Vin < V_T + VDD$
	Vgsn < V <sub>⊤</sub> n	Vgs > V <sub>⊤</sub>
NMOS	or	or
	Vin < V <sub>T</sub> n	Vin > V <sub>T</sub> n

Figure 2. Relationship between the gate-source voltage  $V_{gs}$  and the threshold voltage  $V_t$ 

#### A. Propagation Delay and Noise Margins

The propagation delay describes the amount of time between the change of the input and output at the 50% point. These measurments are taken when the output changes from high to low and from low to high since the propagation delays are usually not equal. The two values are then averaged out, giving us the following equation:

$$\tau_P = \frac{\tau_{PHL} + \tau_{PLH}}{2} \tag{1}$$

Noise margins describe a "safety margin" to prevent the circuit from producing incorrect outputs due to a noisy input signal. Noise margins tell us the ranges we should be in to allow the circuit to work properly given a certain amount of noise. Noise margins are given for both high and low input levels are are given by:

$$NM_L = V_{IL} - V_{OL} (2)$$

$$NM_H = V_{OH} - V_{IH} \tag{3}$$

# II. PROCEDURES, SIMULATION AND EXPERIMENTAL SET-UP

### A. Case 1 (100kHz $\leq f \leq 200kHz$ )




Figure 3. Case I - 5V, 122kHz Rectangular input




Figure 4. Case I - 5V, 124kHz Rectangular input, simulation




Figure 5. Case I - 5V, 124kHz Rectangular input, experpimental




Figure 6. Case I - 5V, 122kHz, VTC simulation (High to Low)



Figure 7. Case I - 5V, 122kHz, VTC simulation data (High to Low)

Figure 7 shows propagation delay at the 50% point when the output goes from high to low. There is a typo in Fig. 6 for the value of tau, but we can see that from the data, there is about 90ns between the input and output which will be our  $\tau_{PHL}$  value.




Figure 8. Case I - 5V, 122kHz, VTC simulation (Low to High)



Figure 9. Case I - 5V, 122kHz, VTC simulation data (Low to High)

Here we see that  $\tau_{PLH}=15 \text{ns}$ , giving us a propagation delay of  $\tau_P=(90 ns+15 ns)/2=52.5 ns$ 




Figure 10. Case I - 5V, 124kHz, VTC experimental (High to Low)




Figure 11. Case I - 5V, 124kHz, VTC experientnal (Low to High)

For the experimental case, we see that  $\tau_{PHL}=76ns$  and  $\tau_{PLH}=60ns$ , giving us a propagation delay of  $\tau_P=68ns$ 




Figure 12. Case II - 5V Square input, f = 312kHz and t = 3.21us




Figure 13. Case II - 5V Square input, f = 312kHz and t = 3.21us, simulation




Figure 14. Case II - 5V Square input, f = 312kHz and t = 3.21us, experimental




Figure 15. Case II - 5V, f = 312kHz, VTC simulation (High to Low)




Figure 16. Case II - 5V, f = 312kHz, VTC simulation (Low to High)




Figure 17. Case II - 5V, f = 312kHz, VTC Experimental (High to Low)




Figure 18. Case II - 5V, f = 312kHz, VTC Experimental (Low to High)

# C. Case 3 (600kHz $\leq f \leq 800$ kHz)




Figure 19. Case III - 5V, 622kHz Rectangular input




Figure 20. Case III - 5V, 622kHz Rectangular input, simulation




Figure 21. Case III - 5V, 630kHz Rectangular input, experpimental



Figure 22. Case III - 5V, 622kHz, VTC simulation (High to Low)




Figure 23. Case III - 5V, 622kHz, VTC simulation data




Figure 24. Case III - 5V, 622kHz, VTC simulation (Low to High)




Figure 25. Case III - 5V, 622kHz, VTC simulation data (Low to High)

Here we see that  $\tau_{PLH}=18 {\rm ns},$  giving us a propagation delay of  $\tau_P=(36 ns+18 ns)/2=27 ns$ 




Figure 26. Case III - 5V, 624kHz, VTC experimental (High to Low)




Figure 27. Case III - 5V, 624kHz, VTC experientnal (Low to High)

For the experimental case, we see that  $\tau_{PHL}=72ns$  and  $\tau_{PLH}=60ns$ , giving us a propagation delay of  $\tau_P=66ns$ 

## D. Case 4 (900kHz $\leq f \leq 1.2$ MHz)




Figure 28. Case IV - 5V Square input, f = 1.22MHz and t = 0.82us




Figure 29. Case IV - 5V Square input, f = 1.22MHz and t = 0.82us, simulation





Figure 30. Case IV - 5V Square input, f = 1.22MHz and t = 0.82us, experimental



Figure 31. Case IV - 5V, f = 1.22MHz, VTC simulation (High to Low)



	Trace Color	Trace Name		83.256n	Y1 - Y2	Y1(Cursor1)	- Y2(Cursor2)	1.1382m Max Y	Min Y	Avg Y
		X Values			-42.359n	Y1 - Y1(Cursor1)	Y2 - Y2(Cursor2)			
	CURSOR 1	V(M2:g)	2.5063	0.000	2.5063	0.000	-2.5052	2.5063	0.000	1.2531
	CURSOR 2	V(M1:d)	-2.0377m	2.5052	-2.5072	-2.5083	0.000	2.5052	-2.0377m	1.2516

Figure 32. Case IV - 5V, f = 1.22MHz, VTC simulation (Low to High)




Figure 33. Case IV - 5V, f = 1.22MHz, VTC Experimental (High to Low)




Figure 34. Case IV - 5V, f = 1.22MHz, VTC Experimental (Low to High)

## E. Ramp Case 1 (80kHz $\leq f \leq$ 100kHz)




Figure 35. Ramp Case I - 5V, 80kHz Ramp input




Figure 36. Ramp Case I - 5V, 80kHz Ramp input, simulation




Figure 37. Ramp Case I - 5V, 100kHz, experiemtnal

# F. Ramp Case 2 (180kHz $\leq f \leq 200kHz$ )





Figure 38. Ramp Case II - 5V Ramp input, f = 200kHz and T = 5us



	Trace Color	Trace Name			Y1 - Y2	Y1(Cursor1)	- Y2(Cursor2)	-1.2514		
		X Values	1.6582u	2.9096u	-1.2514u	Y1 - Y1(Cursor1)	Y2 - Y2(Cursor2)	Max Y	Min Y	Avg Y
	CURSOR 1,2	V(V2:+)	1.6582	2.9096	-1.2514	0.000	0.000	2.9096	1.6582	2.2839
		V(M1:d)	5.0014	2.9090	2.0924	3.3432	-646.567u	5.0014	2.9090	3.9552
П										

Figure 39. Ramp Case II - 5V Ramp input, f = 200kHz and T = 5us, simulation




Figure 40. Ramp Case II - 5V Ramp input, f = 200kHz and T = 5us, experiemtnal

# III. CONCLUSION REFERENCES

- [1] ECE 442L Manual
- [2] ECE 442L supplementary slides
- [3] Sedra, Adel S., et al. Microelectronic Circuits. Oxford University Press, 2021.