

FIGURE 3. LATE WRITE CYCLE

TRUTH TABLE

TIME REFERENCE	E W	INP	UTS		OUTPUTS	FUNCTION
	Ē	W	А	D		
-1	Н	Х	×	X	Z	Memory Disabled
0	1	Н	V	X	Z	Cycle Begins, Addresses are Latched
1	_	7	X	V	X	Write Begins, Data is Latched
2	1	Н	X	×	Х	Write In Progress Internally
2	1	Н	×	X	X	Write Completed
3	1	X	×	X	Z	Prepare for Next Cycle (Same as -1)
4		Н	V	×	Z	Cycle Ends, Next Cycle Begins (Same as 0)

The late write cycle is a cross between the early write cycle and the read-modify-write cycle.

Recall that in the early write, the output is guaranteed to remain high impedance, and in the read-modify-write, the output is guaranteed valid at access time. The late write is

between these two cases. With this cycle the output may become active, and may become valid data, or may remain active but undefined. Valid data is written into the RAM if data setup, data hold, write setup and write pulse widths are observed.

Timing Waveforms





FIGURE 1. READ CYCLE

TRUTH TABLE

		INPUTS		OUTPUT	FUNCTION
TIME REFERENCE	Ē	W	А	Q	
-1	н	х	X	Z	Memory Disabled
0	~	Н	V	Z	Cycle Begins, Addresses are Latched
1	L	Н	X	X	Output Enabled
2	L	Н	Х	V	Output Valid
3	7	Н	X	V	Read Accomplished
4	Н	X	×	Z	Prepare for Next Cycle (Same as -1)
5	~	Н	V	Z	Cycle Ends, Next Cycle Begins (Same as 0)

The address information is latched in the on-chip registers on the falling edge of \overline{E} (T = 0). Minimum address set up and hold time requirements must be met. After the required hold time, the addresses may change state without affecting device operation. During time (T = 1) the output becomes

enabled but the data is not valid until during time (T = 2). \overline{W} must remain high for the read cycle. After the output data has been read, \overline{E} may return high (T = 3). This will disable the output buffer and all input, and ready the RAM for the next memory cycle (T = 4).






FIGURE 2. EARLY WRITE CYCLE

TRUTH TABLE

TIME REFERENCE	INPUTS				OUTPUT	
	Ē	W	А	D	Q	FUNCTION
-1	Н	Х	×	X	Z	Memory Disabled
0	-	L	V	V	Z	Cycle Begins, Addresses are Latched
1	L	X	Х	×	Z	Write in Progress Internally
2	+	Х	×	×	Z	Write Completed
3	Н	Х	×	X	Z	Prepare for Next Cycle (Same as -1)
		1	V	V	Z	Cycle Ends, Next Cycle Begins (Same as 0)

The early write cycle is the only cycle where the output is guaranteed not to become active. On the falling edge of \overline{E} (T = 0), the addresses, the write signal, and the data input are latched in on-chip registers. The logic value of \overline{W} at the time \overline{E} falls determines the state of the output buffer for that cycle. Since \overline{W} is low when \overline{E} falls, the output buffer is latched into the high impedance state and will remain in that

state until \overline{E} returns high (T = 2). For this cycle, the data input is latched by \overline{E} going low; therefore, data set up and hold times should be referenced to \overline{E} . When \overline{E} (T = 2) returns to the high state, the output buffer and all inputs are disabled and all signals are unlatched. The device is now ready for the next cycle.

Die Characteristics

DIE DIMENSIONS:

136 x 169 x 19 ±1mils

METALLIZATION:

Type: Si - Al

Thickness: \1kA ±2kA

GLASSIVATION:

Type: SiO2

Thickness: 8kÅ ±1kÅ

WORST CASE CURRENT DENSITY:


1.79 x 10⁵ A/cm²

LEAD TEMPERATURE (10s soldering):

≤ 300°C

Metallization Mask Layout

HM-6504/883




NOTE

1. Pin numbers correspond to DIP Package only.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification. Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersit is believed to be accurate and reliable. However, no responsibility is assumed by Intersit or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com



Lor(i=1; i < 11; i++)

2-02 0.000180;

120 000180;

148=0, Pinc1=01

esse Piere.1=1.1

2>2/3

120002180

141620) Pinc.2=0

Firt a = 0; b = 0; 0=6; 8=0x000120=1; if (b==0) Port B.3=0; else Port B.3=1; B=0x004020; if (b==0) Port B.2=0; else Port B.2=1; 8=0x00402a; if (b==0) Port B.1=0 esse Port B.1=1

Deddress. (a)



