

Архитектуры процессорных систем


Лекция 4. Последовательностная логика. Память

Цикл из 16 лекций о цифровой схемотехнике, способах построения и архитектуре компьютеров


План лекции


- Защелка, триггер, регистр
- Регистровый файл
- Автомат состояний (конечный автомат)
- Временные характеристики цифровых устройств
- Примитивное программируемое устройство

Бистабильное устройство





Бистабильное устройство








Бистабильное устройство




















S	R	Q	\bar{Q}
0	0	Q_{pro}	\overline{Q}_{prev}
0	1	0	1
1	0	1	0
1	1	0	0




CLK	D	\overline{D}	S	R	Q	$\bar{\overline{Q}}$
0	Χ	\overline{x}	0	0	Q_{pre}	ev \overline{Q}_{prev}
1	0	1	0	1	0	1
1	1	0	1	0	1	0




CLK	D	\overline{D}	S	R	Q	\bar{Q}
0	X	X	0	0	Q_{pre}	ev Qprev
1	0	1	0	1	0	1
1	1	0	1	0	1	0




CLK	D	\overline{D}	S	R	Q	\bar{Q}
0	Χ	\overline{X}	0	0	Q_{pre}	ev \overline{Q}_{prev}
1	0	1	0	1	0	1
1	1	0	1	0	1	0







CLK	D	\overline{D}	S	R	$Q \overline{Q}$	_
0	Х	X	0	0	$Q_{prev}\stackrel{-}{Q}_{pr}$	rev
1	0	1	0	1	0 1	
1	1	0	1	0	1 0	


D-триггер







D-триггер с сигналом разрешения










D-триггер с сигналом сброса









Регистр







Адресуемые регистры




Трехпортовый регистровый файл







Трехпортовый регистровый файл





Регистровый файл для RISC-V







Память









Последовательностные схемы




Конечные автоматы







Конечные автоматы




Current State	Input <i>A</i>	Next State S'
S0	0	S0
S0	1	S0
S0	2	S0
S0	3	S1
S1	0	S0
S1	1	S2
S1	2	S0
S1	3	S0
S2	Х	S0





Счетчик








Последовательное считывание из памяти

















Сдвиговый регистр




Сдвиговый регистр




Сдвиговый регистр




Сдвиговый регистр





Временные характеристики







Временные характеристики







Расфазировка







Программируемое устройство






Программируемое устройство







Программируемое устройство



1. Операция на АЛУ


 $reg[WA] \leftarrow reg[RA1] (ALUop) reg[RA2]$






2. Загрузка константы


reg[WA] ← const







3. Загрузка с внешних устройств


reg[WA] ← switches






4. Безусловный переход






5. Условный переход

```
if (reg[RA1] (ALUop) reg[RA2]) then
    PC ← PC + const
else
    PC ← PC + 1
```





```
reg[1] \leftarrow 13
reg[2] ← switches
reg[3] \leftarrow 1
if (reg[2] == reg[0]) PC \leftarrow PC + (4)
reg[4] \leftarrow reg[4] + reg[1]
reg[2] \leftarrow reg[2] - reg[3]
PC \leftarrow PC + (-3)
PC \leftarrow PC + (0)
```

reg[1]	reg[2]	reg[3]	reg[4]
0	0	0	0

```
reg[1] ← 13
reg[2] ← switches
reg[3] \leftarrow 1
if (reg[2] == reg[0]) PC \leftarrow PC + (4)
reg[4] \leftarrow reg[4] + reg[1]
reg[2] \leftarrow reg[2] - reg[3]
PC \leftarrow PC + (-3)
PC \leftarrow PC + (0)
```


reg[1]	reg[2]	reg[3]	reg[4]
13	0	0	0

```
reg[1] \leftarrow 13
reg[2] ← switches
    reg[3] \leftarrow 1
    if (reg[2] == reg[0]) PC \leftarrow PC + (4)
    reg[4] \leftarrow reg[4] + reg[1]
    reg[2] \leftarrow reg[2] - reg[3]
    PC \leftarrow PC + (-3)
    PC \leftarrow PC + (0)
```

reg[1]	reg[2]	reg[3]	reg[4]
13	2	0	0

```
reg[1] ← 13
reg[2] ← switches
```

reg[1]	reg[2]	reg[3]	reg[4]
13	2	1	0



```
reg[1] \leftarrow 13
   reg[2] ← switches
   reg[3] \leftarrow 1
reg[4] \leftarrow reg[4] + reg[1]
   reg[2] \leftarrow reg[2] - reg[3]
   PC \leftarrow PC + (-3)
   PC \leftarrow PC + (0)
```

reg[1]	reg[2]	reg[3]	reg[4]
13	2	1	0

```
reg[1] \leftarrow 13
reg[2] ← switches
 reg[3] \leftarrow 1
 if (reg[2] == reg[0]) PC \leftarrow PC + (4)
reg[4] \leftarrow reg[4] + reg[1]
 reg[2] \leftarrow reg[2] - reg[3]
PC \leftarrow PC + (-3)
PC \leftarrow PC + (0)
```

reg[1]	reg[2]	reg[3]	reg[4]
13	2	1	13

```
reg[1] ← 13
    reg[2] ← switches
    reg[3] \leftarrow 1
    if (reg[2] == reg[0]) PC \leftarrow PC + (4)
    reg[4] \leftarrow reg[4] + reg[1]
reg[2] \leftarrow reg[2] - reg[3]
   PC \leftarrow PC + (-3)
   PC \leftarrow PC + (0)
```

reg[1]	reg[2]	reg[3]	reg[4]
13	1	1	13

```
reg[1] \leftarrow 13
    reg[2] ← switches
    reg[3] \leftarrow 1
    if (reg[2] == reg[0]) PC \leftarrow PC + (4)
    reg[4] \leftarrow reg[4] + reg[1]
    reg[2] \leftarrow reg[2] - reg[3]
PC ← PC + (-3)
    PC \leftarrow PC + (0)
```

reg[1]	reg[2]	reg[3]	reg[4]
13	1	1	13

```
reg[1] \leftarrow 13
    reg[2] ← switches
    reg[3] \leftarrow 1
\rightarrow if (reg[2] == reg[0]) PC \leftarrow PC + (4)
    reg[4] \leftarrow reg[4] + reg[1]
    reg[2] \leftarrow reg[2] - reg[3]
    PC \leftarrow PC + (-3)
```

 $PC \leftarrow PC + (0)$

reg[1]	reg[2]	reg[3]	reg[4]
13	1	1	13

```
reg[1] ← 13
    reg[2] ← switches
    reg[3] \leftarrow 1
    if (reg[2] == reg[0]) PC \leftarrow PC + (4)
reg[4] \leftarrow reg[4] + reg[1]
    reg[2] \leftarrow reg[2] - reg[3]
   PC \leftarrow PC + (-3)
   PC \leftarrow PC + (0)
```

reg[1]	reg[2]	reg[3]	reg[4]
13	1	1	26

```
reg[1] \leftarrow 13
    reg[2] ← switches
    reg[3] \leftarrow 1
    if (reg[2] == reg[0]) PC \leftarrow PC + (4)
    reg[4] \leftarrow reg[4] + reg[1]
reg[2] \leftarrow reg[2] - reg[3]
    PC \leftarrow PC + (-3)
    PC \leftarrow PC + (0)
```

reg[1]	reg[2]	reg[3]	reg[4]
13	0	1	26

```
reg[1] \leftarrow 13
    reg[2] ← switches
    reg[3] \leftarrow 1
    if (reg[2] == reg[0]) PC \leftarrow PC + (4)
    reg[4] \leftarrow reg[4] + reg[1]
    reg[2] \leftarrow reg[2] - reg[3]
PC ← PC + (-3)
   PC \leftarrow PC + (0)
```

reg[1]	reg[2]	reg[3]	reg[4]
13	0	1	26

```
reg[1] ← 13
   reg[2] ← switches
   reg[3] \leftarrow 1
reg[4] \leftarrow reg[4] + reg[1]
   reg[2] \leftarrow reg[2] - reg[3]
   PC \leftarrow PC + (-3)
```

 $PC \leftarrow PC + (0)$

reg[1]	reg[2]	reg[3]	reg[4]
13	0	1	26

```
reg[1] \leftarrow 13
    reg[2] ← switches
    reg[3] \leftarrow 1
    if (reg[2] == reg[0]) PC \leftarrow PC + (4)
    reg[4] \leftarrow reg[4] + reg[1]
    reg[2] \leftarrow reg[2] - reg[3]
    PC \leftarrow PC + (-3)
PC ← PC + (0)
```

reg[1]	reg[2]	reg[3]	reg[4]
13	0	1	26

Пример программы

	В	C	WE	W	/S	ALUop RA1								RA2 WA										const								
0x00	0	0	1	0	0	X	Х	X	X	X	X	X	X	Х	Х	X	X	X	X	0	0	0	0	1	0	0	0	0	1	1	0	1
0x04	0	0	1	0	1	Х	Х	Х	Χ	Х	Х	Х	X	X	Х	X	X	Х	X	0	0	0	1	0	Х	Х	Χ	Х	X	Х	X	х
0x08	0	0	1	0	0	Х	Х	Х	Χ	X	Х	Х	X	X	Х	Х	X	Х	X	0	0	0	1	1	0	0	0	0	0	0	0	1
0x0C	0	1	0	X	X	1	1	0	0	0	0	0	1	0	0	0	0	0	0	Х	X	X	X	X	0	0	0	0	0	1	0	0
0x10	0	0	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	1	0	0	Х	Х	Х	Х	X	Х	X	х
0x14	0	0	1	1	0	0	0	0	1	0	0	0	1	0	0	0	0	1	1	0	0	0	1	0	Х	Х	Х	X	X	Х	X	х
0x18	1	0	0	X	Χ	X	Х	X	X	X	X	X	X	Χ	Х	X	X	X	X	Х	X	X	X	X	1	1	1	1	1	1	0	1
0x1C	1	0	0	Х	Х	Х	Х	Х	Х	0	0	1	0	0	Х	Х	X	Х	X	х	Х	X	X	X	0	0	0	0	0	0	0	0

Разрешение записи в регистровый файл 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 6 5 3 2 30 4 1 B, C, WE, WS WA **ALUop** RA1 RA2 const Откуда пишем в регистровый файл Условный переход Безусловный переход [26:23] [29] CLK CLKCLKHEX WE3 WE Αí [22:18] RD1 Instr [17:13] RD A2 [12:8] АЗ Instruction [28:27] rst Memory RD2 [7:0] Register WD3 File SW [7:0] [31] flag