ARM[®] Instruction Set Quick Reference Card

Key to Tables	
{cond}	Refer to Table Condition Field. Omit for unconditional execution.
<operand2></operand2>	Refer to Table Flexible Operand 2. Shift and rotate are only available as part of Operand 2.
<fields></fields>	Refer to Table PSR fields .
<psr></psr>	Either CPSR (Current Processor Status Register) or SPSR (Saved Processor Status Register)
{s}	Updates condition flags if S present.
C*, V*	Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later.
Q	Sticky flag. Always updates on overflow (no S option). Read and reset using MRS and MSR.
x,y	B meaning half-register [15:0], or T meaning [31:16].
<immed_8r></immed_8r>	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits.
{ X }	RsX is Rs rotated 16 bits if X present. Otherwise, RsX is Rs.
<pre><prefix></prefix></pre>	Refer to Table Prefixes for Parallel instructions
<p_mode></p_mode>	Refer to Table Processor Modes
R13m	R13 for the processor mode specified by <p_mode></p_mode>
{endianness}	Can be BE (Big Endian) or LE (Little Endian).

<a_mode2></a_mode2>	Refer to Table Addressing Mode 2.			
<a_mode2p></a_mode2p>	Refer to Table Addressing Mode 2 (Post-indexed only).			
<a_mode3></a_mode3>	Refer to Table Addressing Mode 3.			
<a_mode4l></a_mode4l>	Refer to Table Addressing Mode 4 (Block load or Stack pop).			
<a_mode4s></a_mode4s>	Refer to Table Addressing Mode 4 (Block store or Stack push).			
<a_mode5></a_mode5>	Refer to Table Addressing Mode 5.			
<reglist></reglist>	A comma-separated list of registers, enclosed in braces { and }.			
<reglist-pc></reglist-pc>	As <reglist>, must not include the PC.</reglist>			
<reglist+pc></reglist+pc>	As <reglist>, including the PC.</reglist>			
{!}	Updates base register after data transfer if ! present.			
+/-	+ or (+ may be omitted.)			
§ Refer to Table ARM architecture versions.				
<iflags></iflags>	Interrupt flags. One or more of a, i, f (abort, interrupt, fast interrupt).			
{R}	Rounds result to nearest if R present, otherwise truncates result.			

Operation		§	Assembler	S updates		Q	Action		
Arithmetic	Add		ADD{cond}{S} Rd, Rn, <operand2></operand2>	N	Z	С	V		Rd := Rn + Operand2
	with carry		ADC{cond}{S} Rd, Rn, <operand2></operand2>	N	Z	C	V		Rd := Rn + Operand2 + Carry
	saturating	5E	QADD{cond} Rd, Rm, Rn					Q	Rd := SAT(Rm + Rn)
	double saturating	5E	QDADD{cond} Rd, Rm, Rn					Q	Rd := SAT(Rm + SAT(Rn * 2))
	Subtract		SUB{cond}{S} Rd, Rn, <operand2></operand2>	N	Z	C	V		Rd := Rn - Operand2
	with carry		SBC{cond}{S} Rd, Rn, <operand2></operand2>	N	Z	C	V		Rd := Rn - Operand2 - NOT(Carry)
	reverse subtract		RSB{cond}{S} Rd, Rn, <operand2></operand2>	N	Z	C	V		Rd := Operand2 - Rn
	reverse subtract with carry		RSC{cond}{S} Rd, Rn, <operand2></operand2>	N	Z	C	V		Rd := Operand2 - Rn - NOT(Carry)
	saturating	5E	QSUB{cond} Rd, Rm, Rn					Q	Rd := SAT(Rm - Rn)
	double saturating	5E	QDSUB{cond} Rd, Rm, Rn					Q	Rd := SAT(Rm - SAT(Rn * 2))
	Multiply	2	MUL{cond}{S} Rd, Rm, Rs	N	Z	C*			Rd := (Rm * Rs)[31:0]
	and accumulate	2	$MLA\{cond\}\{S\}$ Rd, Rm, Rs, Rn	N	Z	C*			Rd := ((Rm * Rs) + Rn)[31:0]
	unsigned long	M	UMULL{cond}{S} RdLo, RdHi, Rm, Rs	N	Z	C^*	V^*		RdHi,RdLo := unsigned(Rm * Rs)
	unsigned accumulate long	M	UMLAL{cond}{S} RdLo, RdHi, Rm, Rs	N	Z	C*	V^*		RdHi,RdLo := unsigned(RdHi,RdLo + Rm * Rs)
	unsigned double accumulate long	6	UMAAL{cond} RdLo, RdHi, Rm, Rs						RdHi,RdLo := unsigned(RdHi + RdLo + Rm * Rs)
	Signed multiply long	M	SMULL{cond}{S} RdLo, RdHi, Rm, Rs	N	Z	C*	V^*		RdHi,RdLo := signed(Rm * Rs)
	and accumulate long	M	SMLAL{cond}{S} RdLo, RdHi, Rm, Rs	N	Z	C*	V^*		RdHi,RdLo := signed(RdHi,RdLo + Rm * Rs)
	16 * 16 bit	5E	SMULxy{cond} Rd, Rm, Rs						Rd := Rm[x] * Rs[y]
	32 * 16 bit	5E	SMULWy{cond} Rd, Rm, Rs						Rd := (Rm * Rs[y])[47:16]
	16 * 16 bit and accumulate	5E	SMLAxy{cond} Rd, Rm, Rs, Rn					Q	Rd := Rn + Rm[x] * Rs[y]
	32 * 16 bit and accumulate	5E	SMLAWy{cond} Rd, Rm, Rs, Rn					Q	Rd := Rn + (Rm * Rs[y])[47:16]
	16 * 16 bit and accumulate long	5E	SMLALxy{cond} RdLo, RdHi, Rm, Rs						RdHi,RdLo := RdHi,RdLo + Rm[x] * Rs[y]
	Dual signed multiply, add	6	SMUAD {X} {cond} Rd, Rm, Rs					Q	Rd := Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
	and accumulate	6	SMLAD{X}{cond} Rd, Rm, Rs, Rn					Q	Rd := Rn + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
	and accumulate long	6	SMLALD{X}{cond} RdHi, RdLo, Rm, Rs					Q	RdHi,RdLo := RdHi,RdLo + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31]
	Dual signed multiply, subtract	6	SMUSD{X}{cond} Rd, Rm, Rs					Q	Rd := Rm[15:0] * RsX[15:0] - Rm[31:16] * RsX[31:16]
	and accumulate	6	SMLSD{X}{cond} Rd, Rm, Rs, Rn					Q	Rd := Rn + Rm[15:0] * RsX[15:0] - Rm[31:16] * RsX[31:16]
	and accumulate long	6	SMLSLD{X}{cond} RdHi, RdLo, Rm, Rs					Q	RdHi,RdLo := RdHi,RdLo + Rm[15:0] * RsX[15:0] - Rm[31:16] * RsX[31:0]
	Signed most significant word multiply	6	SMMUL{R}{cond} Rd, Rm, Rs						Rd := (Rm * Rs)[63:32]
	and accumulate	6	SMMLA{R}{cond} Rd, Rm, Rs, Rn						Rd := Rn + (Rm * Rs)[63:32]
	and subtract	6	SMMLS{R}{cond} Rd, Rm, Rs, Rn						Rd := Rn - (Rm * Rs)[63:32]
	Multiply with internal 40-bit accumulate	XS	MIA{cond} Ac, Rm, Rs						Ac := Ac + Rm * Rs
	packed halfword	XS	MIAPH{cond} Ac, Rm, Rs						Ac := Ac + Rm[15:0] * Rs[15:0] + Rm[31:16] * Rs[31:16]
	halfword		MIAxy{cond} Ac, Rm, Rs						Ac := Ac + Rm[x] * Rs[y]
	Count leading zeroes		CLZ{cond} Rd, Rm						Rd := number of leading zeroes in Rm

ARM Addressing Modes Quick Reference Card

Operation		§	Assembler	S u	dates	s G	Action
Parallel	Halfword-wise addition	6	<pre><pre><pre><pre><pre>ADD16{cond} Rd, Rn, Rm</pre></pre></pre></pre></pre>				Rd[31:16] := Rn[31:16] + Rm[31:16], Rd[15:0] := Rn[15:0] + Rm[15:0]
arithmetic	Halfword-wise subtraction	6	<pre><prefix>SUB16{cond} Rd, Rn, Rm</prefix></pre>				Rd[31:16] := Rn[31:16] - Rm[31:16], Rd[15:0] := Rn[15:0] - Rm[15:0]
	Byte-wise addition	6	<pre><prefix>ADD8{cond} Rd, Rn, Rm</prefix></pre>				Rd[31:24] := Rn[31:24] + Rm[31:24], Rd[23:16] := Rn[23:16] + Rm[23:16], Rd[15:8] := Rn[15:8] + Rm[15:8], Rd[7:0] := Rn[7:0] + Rm[7:0]
	Byte-wise subtraction	6	<pre><prefix>SUB8{cond} Rd, Rn, Rm</prefix></pre>				$\begin{array}{l} Rd[31:24] := Rn[31:24] - Rm[31:24], Rd[23:16] := Rn[23:16] - Rm[23:16], \\ Rd[15:8] := Rn[15:8] - Rm[15:8], Rd[7:0] := Rn[7:0] - Rm[7:0] \end{array}$
	Halfword-wise exchange, add, subtract	6	<pre><pre><pre><pre>ADDSUBX{cond} Rd, Rn, Rm</pre></pre></pre></pre>				Rd[31:16] := Rn[31:16] + Rm[15:0], Rd[15:0] := Rn[15:0] - Rm[31:16]
	Halfword-wise exchange, subtract, add	6	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>				Rd[31:16] := Rn[31:16] - Rm[15:0], Rd[15:0] := Rn[15:0] + Rm[31:16]
	Unsigned sum of absolute differences	6	USAD8{cond} Rd, Rm, Rs				Rd := Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0])
	and accumulate	6	USADA8{cond} Rd, Rm, Rs, Rn				$\begin{array}{l} Rd := Rn + Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) \\ + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0]) \end{array}$
Move	Move		MOV{cond}{S} Rd, <operand2></operand2>	N Z			Rd := Operand2
	NOT		MVN{cond}{S} Rd, <operand2></operand2>	N Z	Z C		Rd := 0xFFFFFFFF EOR Operand2
	PSR to register	3	MRS{cond} Rd, <psr></psr>				Rd := PSR
	register to PSR	3	MSR{cond} <psr>_<fields>, Rm</fields></psr>				PSR := Rm (selected bytes only)
	immediate to PSR	3	MSR{cond} <psr>_<fields>, #<immed_8r></immed_8r></fields></psr>				PSR := immed_8r (selected bytes only)
	40-bit accumulator to register	XS	MRA{cond} RdLo, RdHi, Ac				RdLo := Ac[31:0], RdHi := Ac[39:32]
	register to 40-bit accumulator	XS	MAR{cond} Ac, RdLo, RdHi				Ac[31:0] := RdLo, Ac[39:32] := RdHi
	Сору	6	CPY{cond} Rd, <operand2></operand2>				Rd := Operand2
Logical	Test		TST{cond} Rn, <operand2></operand2>	N Z	Z C		Update CPSR flags on Rn AND Operand2
	Test equivalence		TEQ{cond} Rn, <operand2></operand2>	N Z	C		Update CPSR flags on Rn EOR Operand2
	AND		AND{cond}{S} Rd, Rn, <operand2></operand2>	N Z	C		Rd := Rn AND Operand2
	EOR		EOR{cond}{S} Rd, Rn, <operand2></operand2>	N Z	C		Rd := Rn EOR Operand2
	ORR		ORR{cond}{S} Rd, Rn, <operand2></operand2>	N Z	C		Rd := Rn OR Operand2
	Bit Clear		BIC{cond}{S} Rd, Rn, <operand2></operand2>	N Z	C		Rd := Rn AND NOT Operand2
Compare	Compare		CMP{cond} Rn, <operand2></operand2>	N Z	CV	I	Update CPSR flags on Rn – Operand2
	negative		CMN{cond} Rn, <operand2></operand2>	N Z	CV	7	Update CPSR flags on Rn + Operand2
Saturate	Signed saturate word, right shift	6	SSAT{cond} Rd, # <sat>, Rm{, ASR <sh>}</sh></sat>			Ç	Rd := SignedSat((Rm ASR sh), sat). <sat> range 0-31, <sh> range 1-32.</sh></sat>
	left shift		SSAT{cond} Rd, # <sat>, Rm{, LSL <sh>}</sh></sat>				Rd := SignedSat((Rm LSL sh), sat). <sat> range 0-31, <sh> range 0-31.</sh></sat>
	Signed saturate two halfwords	6	SSAT16{cond} Rd, # <sat>, Rm</sat>			Ç	Rd[31:16] := SignedSat(Rm[31:16], sat), Rd[15:0] := SignedSat(Rm[15:0], sat). <sat> range 0-15.</sat>
	Unsigned saturate word, right shift	6	USAT{cond} Rd, # <sat>, Rm{, ASR <sh>}</sh></sat>			Ç	Rd := UnsignedSat((Rm ASR sh), sat). <sat> range 0-31, <sh> range 1-32.</sh></sat>
	left shift		USAT{cond} Rd, # <sat>, Rm{, LSL <sh>}</sh></sat>			Ç	Rd := UnsignedSat((Rm LSL sh), sat). <sat> range 0-31, <sh> range 0-31.</sh></sat>
	Unsigned saturate two halfwords	6	USAT16{cond} Rd, # <sat>, Rm</sat>			Ç	Rd[31:16] := UnsignedSat(Rm[31:16], sat), Rd[15:0] := UnsignedSat(Rm[15:0], sat). <sat> range 0-15.</sat>

ARM Instruction Set Quick Reference Card

Operation		§	Assembler	Action	Notes		
Pack Pack halfword bottom + top		6	PKHBT{cond} Rd, Rn, Rm{, LSL # <sh>}</sh>	Rd[15:0] := Rn[15:0], Rd[31:16] := (Rm LSL sh)[31:16]. sh 0-31.			
	Pack halfword top + bottom	6	PKHTB{cond} Rd, Rn, Rm{, ASR # <sh>}</sh>	Rd[31:16] := Rn[31:16], Rd[15:0] := (Rm ASR sh)[15:0]. sh 1-32.			
Signed	Halfword to word	6	SUNPK16TO32{cond} Rd, Rm{, ROR # <sh>}</sh>	Rd[31:0] := SignExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.			
unpack	without rotation		SEXT16{cond} Rd, Rm	As SUNPK16TO32 with $sh = 0$.	Preferred alias when $sh = 0$.		
	Two bytes to halfwords	6	$SUNPK8TO16 \{cond\} Rd, Rm\{, ROR \# < sh > \}$	Rd[31:16] := SignExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := SignExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.			
	Byte to word	6	SUNPK8TO32{cond} Rd, Rm{, ROR # <sh>}</sh>	Rd[31:0] := SignExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.			
	without rotation		SEXT8{cond} Rd, Rm	As SUNPK8TO32 with $sh = 0$.	Preferred alias when $sh = 0$.		
Unsigned	Halfword to word	6	UUNPK16TO32{cond} Rd, Rm{, ROR # <sh>}</sh>	Rd[31:0] := ZeroExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.			
unpack	without rotation	without rotation 6 UEXT16{cond} Rd, Rm		As $UUNPK16TO32$ with $sh = 0$.	Preferred alias when $sh = 0$.		
	Two bytes to halfwords	6	UUNPK8T016{cond} Rd, Rm{, ROR # <sh>}</sh>	Rd[31:16] := ZeroExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := ZeroExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.			
	Byte to word	6	UUNPK8TO32{cond} Rd, Rm{, ROR # <sh>}</sh>	Rd[31:0] := ZeroExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.			
	without rotation	6	UEXT8{cond} Rd, Rm	As UUNPK8TO32 with $sh = 0$.	Preferred alias when $sh = 0$.		
Signed	Halfword to word, add	6	SADD16TO32{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	Rd[31:0] := Rn[31:0] + SignExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.			
unpack with add	Two bytes to halfwords, add	6	SADD8T016{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	Rd[31:16] := Rn[31:16] + SignExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := Rn[15:0] + SignExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.			
	Byte to word, add	6	SADD8T032{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	Rd[31:0] := Rn[31:0] + SignExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.			
Unsigned	Halfword to word, add	6	UADD16T032{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	Rd[31:0] := Rn[31:0] + ZeroExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.			
unpack with add	Two bytes to halfwords, add	6	UADD8T016{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	Rd[31:16] := Rn[31:16] + ZeroExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := Rn[15:0] + ZeroExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.			
	Byte to word, add	6	UADD8TO32{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	Rd[31:0] := Rn[31:0] + ZeroExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.			
Reverse bytes	In word	6	REV{cond} Rd, Rm	Rd[31:24] := Rm[7:0], Rd[23:16] := Rm[15:8], Rd[15:8] := Rm[23:16], Rd[7:0] := Rm[31:24]			
	In both halfwords	6	REV16{cond} Rd, Rm	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:24] := Rm[23:16], Rd[23:16] := Rm[31:24]			
	In low halfword, sign extend		REVSH{cond} Rd, Rm	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:16] := Rm[7] * &FFFF			
Select	Select bytes	6	SEL{cond} Rd, Rn, Rm	Rd[7:0] := Rn[7:0] if GE[0] = 1, else Rd[7:0] := Rm[7:0] Bits[15:8], [23:16], [31:24] selected similarly by GE[1], GE[2], GE[3]			
Branch	Branch		B{cond} label	R15 := label	label must be within ±32Mb of current instruction.		
	with link		BL{cond} label	R14 := address of next instruction, R15 := label	label must be within ±32Mb of current instruction.		
	and exchange		BX{cond} Rm	R15 := Rm, Change to Thumb if $Rm[0]$ is 1			
	with link and exchange (1)	5T	BLX label	R14 := address of next instruction, R15 := label, Change to Thumb	Cannot be conditional. label must be within ±32Mb of current instruction.		
	with link and exchange (2)	5	BLX{cond} Rm	R14 := address of next instruction, R15 := Rm[31:1] Change to Thumb if Rm[0] is 1			
	and change to Java state		BXJ{cond} Rm	Change to Java state			
Processor	Change processor state	6	<pre>CPSID <iflags> {, #<p_mode>}</p_mode></iflags></pre>	Disable specified interrups, optional change mode.	Cannot be conditional.		
state change		6	<pre>CPSIE <iflags> {, #<p_mode>}</p_mode></iflags></pre>	Enable specified interrups, optional change mode.	Cannot be conditional.		
	Change processor mode	6	CPS # <p_mode></p_mode>		Cannot be conditional.		
	Set endianness	6	SETEND <endianness></endianness>	Sets endianness for loads and saves.	Cannot be conditional.		
	Store return state	6	SRS <a_mode4s> #<p_mode>{!}</p_mode></a_mode4s>	[R13m] := R14, [R13m + 4] := CPSR	Cannot be conditional.		
	Return from exception	6	RFE <a_mode4l> Rn{!}</a_mode4l>	PC := [Rn], CPSR := [Rn + 4]	Cannot be conditional.		
_	Breakpoint	5	BKPT <immed_16></immed_16>	Prefetch abort <i>or</i> enter debug state.	Cannot be conditional.		
Software interrupt	Software interrupt		SWI{cond} <immed_24></immed_24>	Software interrupt processor exception.	24-bit value encoded in instruction.		
No Op	No operation	5	NOP	None			