


Data Center RDIMM DDR4 Tester



HyperRAM



File: hyperram.kicad_sch

DDR4



File: DDR4.kicad_sch

Interfaces



File: interfaces.kicad_sch

Ethernet



File: ethernet.kicad_sch

Supply



File: supply.kicad_sch

FMC HPC



File: fmc_hpc.kicad_sch

Config SPI flash



File: config-spi.kicad_sch

FPGA power



File: fpga-power.kicad_sch

FPGA banks 12–15



File: fpga-banks-12-15.kicad_sch

FPGA banks 16–34




File: fpga-banks-16-34.kicad_sch

FPGA banks 115–116



File: pcie.kicad_sch



Antmicro Ltd
www.antmicro.com
Antmicro Ltd.

Sheet: /HyperRAM/
File: hyperram.kicad_sch

Title: Data Center RDIMM DDR4 Tester


Size: A3 Date: 2023-02-01 Rev: 1.2.1
 KiCad E.D.A. eeschema 6.0.11-2627ca5db0-126~ubuntu22.04.1 Id: 2/12




Master SPI Quad (x4) configuration scheme

Follows Figure 2-14 7 Series FPGAs Configuration User Guide
UG470 (v1.13.1)

(Q)SPI flash




FPGA BANK 0




JTAG Connector

Compatible with Xilinx Platform Cable




STATUS LEDs




Configuration Modes


For details, see UG470 p. 21





Probes





DDR4 RDIMM connector















BANK 12**BANK 13****BANK 14****BANK 15**







BANK 115**BANK 115**

Antmicro Ltd
www.antmicro.com

Sheet: /FPGA banks 115-116/
File: pcie.kicad_sch

Title: Data Center RDIMM DDR4 Tester

Size: A3	Date: 2023-02-01	Rev: 1.2.1
KiCad E.D.A. eeschema 6.0.11-2627ca5db0-126-ubuntu22.04.1	Id: 11/12	

