Data Center DRAM Tester



Sheet: HyperRAM	Sheet: DDR4	Sheet: Interfaces	Sheet: Ethernet	Sheet: Supply	
File: hyperram.sch	File: DDR4.sch	File: interfaces.sch	File: ethernet.sch	File: supply.sch	
Sheet: Config SPI flash Sheet: FPGA power Sheet: FPGA banks 12-15Sheet: FPGA banks 16-34					
File: config-s	pi.sch File: fpga-	-power.sch File: fpga-t	panks-12-15.sdhe: fpga-	banks-16-34.sch	


Logo N1 oshw_logo N2 antmicro_logo

Antmicro Ltd www.antmicro.com				
Sheet: / File: data-center-dram-tester.sch				
rite: data-center-drain-tester.scn				
Title: Data Center DRAM Tester				
Size: A3 Date: 2021-08	Rev: 1.0.0			
KiCad E.D.A. kicad 5.1.5+dfsg1-2bpo10+1	ld: 1/10			


Master SPI Quad (x4) configuration scheme

Follows Figure 2–14 7 Series FPGAs Configuration User Guide UG470 (v1.13.1)


(Q)SPI flash




FPGA BANK 0









STATUS LEDs



Configuration Modes For details, see UG470 p. 21







Antmicro Ltd
www.antmicro.com
Antmicro Ltd.

Sheet: /Config SPI flash/ File: config-spi.sch


Title: Data Center DRAM Tester

Size: A3 Date: 2021-08 KiCad E.D.A. kicad 5.1.5+dfsg1-2bpo10+1 Rev: 1.0.0







AVDDH decoupling




DVDDH decoupling




AVDDL_PLL decoupling




AVDDL decoupling




PHY




Pull up resistors



Pull down resistors



RJ45 Connector





Antmicro Ltd
www.antmicro.com
Antmicro Ltd.
Sheet: /Ethernet/
File: ethernet.sch


Title: Data Center DRAM Tester

 Size: A3
 Date: 2021-08
 Re


 KiCad E.D.A. kicad 5.1.5+dfsg1-2bpo10+1
 Id:








DDR4 RDIMM connector





Antmicro Ltd www.antmicro.com Antmicro Ltd. Sheet: /DDR4/ File: DDR4.sch Title: Data Center DRAM Tester Size: A3 Date: 2021-08 KiCad E.D.A. kicad 5.1.5+dfsg1-2bpo10+1 Rev: 1.0.0

BANK 12 BANK 13

VCCO (HR banks) max: 3.6V <u>U21</u> I0_0_13 I0_L1P_T0_13 N16 U22 V22 K25 K26 0 L1P T0 12 D_L1N_T0_12 IO_L1N_T0_13 0 L2P T0 12 IO L2P TO 13 ETH_RXD3 U25 D_L2N_T0_12 P26 IO_L2N_T0_13 M25 R117 OR L25 R118 OR P24 O_L3P_T0_DQS_12 O_L3N_T0_DQS_12 IO_L3P_T0_DQS_13 IO_L3N_T0_DQS_13 V24

ETH_TX_EN U26 O_L4P_T0_12 ETH_RXD2 V26 ETH_RXD1 W25 N24 L4N TO 12 IO L4N TO 13 N26 _L5P_T0_12 M26 15N TO 12 IO_L5N_T0_13 _L6P_T0_12 IO_L6P_T0_13 R25 W21 O_L6N_T0_VREF_12 O_L7P_T1_12 IO_L6N_T0_VREF_13 IO_L7P_T1_13 ETH_MDC AA25 N19 M20 AB25 0_L7N_T1_12 0_L8P_T1_12 IO_L7N_T1_13 IO_L8P_T1_13 <u>W23</u> M24 I_TXDO) W24 L8N_T1_12 AB26 P19 O_L9P_T1_DQS_12 O_L9N_T1_DQS_12 IO_L9P_T1_DQS_13 IO_L9N_T1_DQS_13 R_CS AC26 P20 R12 0_L10P_T1_12 0_L10N_T1_12 IO_L10P_T1_13 IO_L10N_T1_13 M22 D_L11P_T1_SRCC_12 D_L11N_T1_SRCC_12 IO_L11P_T1_SRCC_13 IO_L11N_T1_SRCC_13 N23 N21 ′ AB24 ETH_RX_CLK Y23

ETH_TX_CLK AA24

ETH_TXD2 Y22

ETH_RSTN AA22

AC23 _L12P_T1_MRCC_12 IO_L12P_T1_MRCC_13 0 L12N T1 MRCC 12 IO L12N T1 MRCC 13 R21 IO_L13P_T2_MRCC_13 O_L13N_T2_MRCC_12 O_L14P_T2_SRCC_12 IO L13N T2 MRCC 13 IO_L14P_T2_SRCC_13 R22 HR_RST AC24 W20 O_L14N_T2_SRCC_12 O_L15P_T2_DQS_12 IO_L14N_T2_SRCC_13 IO_L15P_T2_DQS_13 ETH_TXD3 Y21

HR_RW AD23

HR_DQ7 AD24


AR22 T25 R1 L15N_T2_DQS_12 IO_L15N_T2_DQS_13 T20 R20 L16P T2 12 IO L16P T2 13 IO_L16N_T2_13 T22 T23 _L17P_T2_12 IO_L17P_T2_13 AC22 D_L17N_T2_12 IO_L17N_T2_13 AB21 U19 0 I 18P T2 12 IO 118P T2 13 AC21 0_L18N_T2_12 IO_L18N_T2_13 U20 T18 AD21 O_L19P_T3_12 O_L19N_T3_VREF_12 IO_L19P_T3_13 AE21 HR_DQ2 AF24 HR_DQ5 AF25 HR_CKP AD26 T19 IO 119N T3 VRFF 13 P16 _L20P_T3_12 D_L20N_T3_12 IO_L20N_T3_13 _L21P_T3_DQS_12 IO_L21P_T3_DQS_13 R16 HR_CKP AE26 HR_CKN AE26 HR_DQ0 AE23 HR_DQ4 AF23 HR_DQ1 AD25 HR_DQ6 AE25 0_L21N_T3_DQS_12 0_L22P_T3_12 IO_L21N_T3_DQS_13 IO_L22P_T3_13 N18 M19 IO_L22N_T3_13 IO_L23P_T3_13 _L22N_T3_12 U17 T17 _L23P_T3_12 L23N_T3_12 IO_L23N_T3_13 HR_DQ3 AE22 R18 D_L24P_T3_12 D_L24N_T3_12 IO_L24P_T3_13 IO_L24N_T3_13 P18 U16 ETH_INT_N Y20 0_25_12 10_25_13

U15A XC7K160T-FF6676 data-center-dram-tester-footprints:BGA676C100P26X26_2700X2700X254

AUX_JTAG_RST)
[GCLK100)

(USR_BTN1]
(USR_BTN3)
(USR_LED5)
(USR_LED1)
(USR_LED1)
(USR_LED2)
(USR_BTN4)
(USR_BTN2)
(USR_LED4)

BANK 14 BANK 15



U15B XC7K160T-FFG676 data-center-dram-tester-footprints:BGA676C100P26X26_2700X2700X254

Antmicro Ltd

www.antmicro.com

Antmicro Ltd.

Sheet: /FPGA banks 12–15/
File: fpga-banks-12–15.sch

Title: Data Center DRAM Tester

Size: A3 Date: 2021–08 Rev: 1.0.0

KiCad E.D.A. kicad 5.1.5+dfsg1-2bpo10+1 Id: 9/10

