# Data Center DRAM Tester



Sheet: HyperRAM	Sheet: DDR4	Sheet: Interfaces	Sheet: Ethernet	Sheet: Supply
File: hyperram.sch	File: DDR4.sch	File: interfaces.sch	File: ethernet.sch	File: supply.sch
Sheet: Config	SPI flash Sheet: FPG	A power Sheet: F	PGA banks 12-15 Sheet: F	PGA banks 16-34
File: config—s	pi.sch File: fpga-	power.sch File: fpg	ya—banks—12—15.sch File: fpg	a-banks-16-34.sch


Logo N1 oshw\_logo
Logo N2 antmicro\_logo

Antmicr www.ant	o Ltd tmicro.com			
	ta-center-dram-tester.sch			
Title:	Title: Data Center DRAM Tester			
Size: A3	Date: 2021-11	Rev: 1.0.2		
KiCad E	.D.A. eeschema 5.1.9+dfsg1-1	ld: 1/10		
	7	8		


# Master SPI Quad (x4) configuration scheme

Follows Figure 2–14 7 Series FPGAs Configuration User Guide UG470 (v1.13.1)


# (Q)SPI flash




#### FPGA BANK 0









#### STATUS LEDs



# Configuration Modes For details, see UG470 p. 21







Antmicro Ltd
www.antmicro.com
Antmicro Ltd.


Sheet: /Config SPI flash/ File: config-spi.sch Title: Data Center DRAM Tester

Size: A3 Date: 2021-11 KiCad E.D.A. eeschema 5.1.9+dfsg1-1 Rev: 1.0.2







#### **AVDDH** decoupling




# DVDDH decoupling




# AVDDL\_PLL decoupling




# **AVDDL** decoupling




# PHY




# Pull up resistors



#### Pull down resistors



#### **RJ45** Connector





Antmicro Ltd
www.antmicro.com
Antmicro Ltd.
Sheet: /Ethernet/
File: ethernet.sch


Title: Data Center DRAM Tester

 Size: A3
 Date: 2021-11
 Rev: 1.0.


 KiCad E.D.A. eeschema 5.1.9+dfsg1-1
 Id: 4/10










#### DDR4 RDIMM connector









VPP R158 VDDSPD

Antmicro Ltd
www.antmicro.com
Antmicro Ltd.
Sheet: /DDR4/

Sheet: /DDR4/ File: DDR4.sch

Title: Data Center DRAM Tester

 Size: A3
 Date: 2021-11
 Rev: 1.0.2

 KiCad E.D.A. eeschema 5.1.9+dfsg1-1
 Id: 8/10

BANK 12 BANK 13

VCCO (HR banks) max: 3.6V I0\_0\_13 I0\_L1P\_T0\_13 N16 K25 K26 U22 V22 0 L1P T0 12 D\_L1N\_T0\_12 IO\_L1N\_T0\_13 0 L2P T0 12 IO L2P TO 13 ETH\_RXD3 U25 D\_L2N\_T0\_12 IO\_L2N\_T0\_13 10\_L3N\_10\_DQS\_13 10\_L3N\_10\_DQS\_13 10\_L4N\_10\_DQS\_13 10\_L4P\_T0\_13 10\_L4P\_T0\_13 O\_L3P\_T0\_DQS\_12 O\_L3N\_T0\_DQS\_12 V24 ETH\_TX\_EN U26 O\_L4P\_T0\_12 IO\_L4P\_T0\_13 ETH\_RXD2 V26 TH\_RXD1 W25 N24 N26 L4N TO 12 IO\_L4N\_T0\_13 \_L5P\_T0\_12 M26 15N TO 12 IO\_L5N\_T0\_13 \_L6P\_T0\_12 IO\_L6P\_T0\_13 R25 W21 O\_L6N\_T0\_VREF\_12 O\_L7P\_T1\_12 IO\_L6N\_T0\_VREF\_13 IO\_L7P\_T1\_13 N19 M20 ETH\_MDC AA25 AB25 0\_L7N\_T1\_12 0\_L8P\_T1\_12 IO\_L7N\_T1\_13 IO\_L8P\_T1\_13 <u>W23</u> M24 \_TXD0}\_W24 L8N\_T1\_12 IO\_L8N\_T1\_13 L24 P19 DQS14+ R120 DNP P20 DQS14- R121 DNP AB26 O\_L9P\_T1\_DQS\_12 O\_L9N\_T1\_DQS\_12 IO\_L9P\_T1\_DQS\_13 IO\_L9N\_T1\_DQS\_13 R\_CS AC26 0\_L10P\_T1\_12 0\_L10N\_T1\_12 IO\_L10P\_T1\_13 IO\_L10N\_T1\_13 M22 D\_L11P\_T1\_SRCC\_12 D\_L11N\_T1\_SRCC\_12 IO\_L11P\_T1\_SRCC\_13 IO\_L11N\_T1\_SRCC\_13 ′ AB24 N23 N21 ## AB24

| ETH\_RX\_CLK | Y23

| ETH\_TX\_CLK | AA24


| ETH\_TXD2 | Y22

| ETH\_RSTN | AA22

| AC23 \_L12P\_T1\_MRCC\_12 IO\_L12P\_T1\_MRCC\_13 N22 0 L12N T1 MRCC 12 IO L12N T1 MRCC 13 R21 IO\_L13P\_T2\_MRCC\_13 O\_L13N\_T2\_MRCC\_12 O\_L14P\_T2\_SRCC\_12 IO L13N T2 MRCC 13 IO\_L14P\_T2\_SRCC\_13 R22 HR\_RST AC24 W20 R23 O\_L14N\_T2\_SRCC\_12 O\_L15P\_T2\_DQS\_12 IO\_L14N\_T2\_SRCC\_13 IO\_L15P\_T2\_DQS\_13 T24 DQS13+R123 DNP OR DQS13-R124 DNP OR L15N\_T2\_DQS\_12 IO\_L15N\_T2\_DQS\_13 T20 R20 L16P T2 12 IO L16P T2 13 IO\_L16N\_T2\_13 T22 T23 \_L17P\_T2\_12 IO\_L17P\_T2\_13 AC22 D\_L17N\_T2\_12 IO\_L17N\_T2\_13 AB21 U19 0 I 18P T2 12 IO 118P T2 13 AC21 0\_L18N\_T2\_12 IO\_L18N\_T2\_13 U20 T18 AD21 O\_L19P\_T3\_12 O\_L19N\_T3\_VREF\_12 IO\_L19P\_T3\_13 HR\_DQ2 AF24 HR\_DQ5 AF25 HR\_CKP AD26 T19 IO 119N T3 VRFF 13 P16 \_L20P\_T3\_12 N17 R16 DQS15+ R125 DQS15- R147 DNP D\_L20N\_T3\_12 IO\_L20N\_T3\_13 \_L21P\_T3\_DQS\_12 IO\_L21P\_T3\_DQS\_13 HR\_CKP AE26 HR\_CKN AE26 HR\_DQ0 AE23 HR\_DQ4 AF23 HR\_DQ1 AD25 HR\_DQ6 AE25 0\_L21N\_T3\_DQS\_12 0\_L22P\_T3\_12 IO\_L21N\_T3\_DQS\_13 IO\_L22P\_T3\_13 N18 M19 IO\_L22N\_T3\_13 IO\_L23P\_T3\_13 \_L22N\_T3\_12 U17 T17 \_L23P\_T3\_12 L23N\_T3\_12 IO\_L23N\_T3\_13 HR\_DQ3 AE22 AF22 R18 D\_L24P\_T3\_12 D\_L24N\_T3\_12 IO\_L24P\_T3\_13 IO\_L24N\_T3\_13 P18 U16 ETH\_INT\_N Y20 0\_25\_12 10\_25\_13 U15A XC7K160T-FFG676

data-center-dram-tester-footprints:BGA676C100P26X26\_2700X2700X254

BANK 14 BANK 15



U15B XC7K160T-FFG676 data-center-dram-tester-footprints:BGA676C100P26X26\_2700X2700X254

Antmicro Ltd
www.antmicro.com
Antmicro Ltd.

Sheet: /FPGA banks 12-15/
File: fpga-banks-12-15.sch

Title: Data Center DRAM Tester

Size: A3 Date: 2021-11 Rev: 1.0.2

KiCad E.D.A. eeschema 5.1.9+dfsg1-1 Id: 9/10

