Data Center DRAM Tester



| Sheet: HyperRAM | Sheet: DDR4 | Sheet: Interfaces | Sheet: Ethernet | Sheet: Supply |
|-------------------|----------------------|----------------------|------------------------|------------------|
| | | | | |
| | | | | |
| ile: hyperram.sch | File: DDR4.sch | File: interfaces.sch | File: ethernet.sch | File: supply.sch |
| | | | | |
| Chart Cantia | CDI floob Choot, ED/ | Chart EDC | A banks 12 1E Chast. E | DCA banks 16 7/ |

| heet: Config SPI flash | Sheet: FPGA power | Sheet: FPGA banks 12-15 | Sheet: FPGA banks 16-34 |
|------------------------|----------------------|----------------------------|----------------------------|
| | | | |
| | | | |
| | | | |
| ile: config—spi.sch | File: fpga—power.sch | File: fpga-banks-12-15.sch | File: fpga-banks-16-34.sch |

Logo N1 oshw_logo Logo N2 antmicro_logo






| | Antmicro Ltd www.antmicro.com | |
|--------------------------------|--|------------|
| | Sheet: / File: data-center-dram-tester.sch | |
| Title: Data Center DRAM Tester | | |
| | Size: A3 Date: 2021-11 | Rev: 1.1.0 |
| | KiCad E.D.A. eeschema 5.1.9+dfsg1-1 | ld: 1/10 |
| | | |


Master SPI Quad (x4) configuration scheme


Follows Figure 2–14 7 Series FPGAs Configuration User Guide UG470 (v1.13.1)

(Q)SPI flash




FPGA BANK 0







STATUS LEDs




Configuration Modes For details, see UG470 p. 21





Antmicro Ltd
www.antmicro.com
Antmicro Ltd. Sheet: /Config SPI flash/ File: config-spi.sch


Title: Data Center DRAM Tester




open source hardware

POWER RAILS

Decoupling referenced from 7 Series FPGAs PCB Design Guide UG483 TODO: verify!





UNUSED

U15E XC7K160T-FFG676

| data-center-dram-tester-footprints:BGA676C100P26X26_2700X2700X254 | | | | |
|---|---|----------------------|--|--|
| P2 P1 M2 | MGTXTXPO_115 MGTXTXPO_116 MGTXTXNO_115 MGTXTXNO_116 | F2 F1 D2 | | |
| M1 K2 K1 | MGTXTXP1_115 MGTXTXP1_116 MGTXTXN1_115 MGTXTXN1_116 MGTXTXP2_115 MGTXTXP2_116 MGTXTXN2_116 MGTXTXN2_116 MGTXTXP3_115 MGTXTXP3_117 | D1 B2 B1 A4 | | |
| H1 R4 R3 | MGTXTXN3_115 MGTXTXN3_116 MGTXRXP0_115 MGTXRXP0_116 | G4 G3 | | |
| N4 N3 L4 | MGTXRXNO_115 MGTXRXNO_116 MGTXRXP1_115 MGTXRXP1_116 MGTXRXN1_115 MGTXRXN1_116 MGTXRXP2_115 MGTXRXP2_117 MGTXRXP2_117 MGTXRXP2_117 MGTXRXP2_118 MGTXRXP2_117 MGTXRXP2_118 MGTXRXP2_118 MGTXRXP1_118 MGTXRXP1_118 MGTXRXP1_118 MGTXRXP1_118 | E4 E3 C4 | | |
| <u>J4</u> | MGTXRXN2_115 MGTXRXN2_116 MGTXRXP3_115 MGTXRXP3_116 MGTXRXN3_115 MGTXRXN3_116 | C3 B6 B5 | | |
| H6 H5 K6 K5 | MGTREFCLKOP_115 MGTREFCLKOP_116 MGTREFCLKON_115 MGTREFCLKON_116 MGTREFCLK1P_115 MGTREFCLK1P_116 MGTREFCLK1N 115 MGTREFCLK1N 116 | D6 D5 F6 F5 | | |

XC7K160T-FFG676

| data | -center-dram-tester-footprints:BGAb/bC100P2bX2b_2/00X2/00X. | 254 |
|------|---|-----|
| C6 | MGTAVCC MGTAVTT | В3 |
| E6 | MGTAVCC MGTAVTT | C2 |
| G6 | MGTAVCC MGTAVTT | D3 |
| J6 | MGTAVCC MGTAVTT | G2 |
| L6 | MGTAVCC MGTAVTT | Н3 |
| N6 | MGTVCCAUX MGTAVTT | L2 |
| | MGTAVTT | М3 |
| | HOTAVII | |
| | MGTAVTTRCAL 115 | М5 |
| | MGTRREF 115 | М6 |
| | MOTRICE | |
| | | |


Antmicro Ltd www.antmicro.com Antmicro Ltd.

Sheet: /FPGA power/ File: fpga-power.sch


Title: Data Center DRAM Tester

DVDDL decoupling


AVDDH decoupling




DVDDH decoupling




AVDDL_PLL decoupling




AVDDL decoupling




PHY




Pull up resistors




Pull down resistors




RJ45 Connector




Antmicro Ltd www.antmicro.com
Antmicro Ltd. Sheet: /Ethernet/ File: ethernet.sch Title: Data Center DRAM Tester





HyperRAM







Antmicro Ltd
www.antmicro.com
Antmicro Ltd.


Sheet: /HyperRAM/ File: hyperram.sch


Title: Data Center DRAM Tester

DDR4 RDIMM connector









R158 VPP VDDSPD





Antmicro Ltd www.antmicro.com

Antmicro Ltd.

Sheet: /DDR4/ File: DDR4.sch

Title: Data Center DRAM Tester

BANK 12 **BANK 13**

VCCO (HR banks) max: 3.6V I0_0_13 I0_L1P_T0_13 K25 K26 <u>U22</u> 0 L1P T0 12 V22 D_L1N_T0_12 IO_L1N_T0_13 0 L2P T0 12 IO L2P TO 13 ETH_RXD3 U25 D_L2N_T0_12 IO_L2N_T0_13 10_L3N_T0_13 10_L3P_T0_DQS_13 10_L3N_T0_DQS_13 10_L4P_T0.13 10_L4P_T0.13 O_L3P_T0_DQS_12 O_L3N_T0_DQS_12 V24 ETH_TX_EN U26 D_L4P_T0_12 ETH_RXD2 V26 TH_RXD1 W25 N24 N26 L4N TO 12 IO_L4N_T0_13 M26 15N TO 12 IO_L5N_T0_13 _L6P_T0_12 IO_L6P_T0_13 R25 W21 O_L6N_T0_VREF_12 O_L7P_T1_12 IO_L6N_T0_VREF_13 IO_L7P_T1_13 N19 M20 ETH_MDC AA25 AB25 0_L7N_T1_12 0_L8P_T1_12 IO_L7N_T1_13 IO_L8P_T1_13 <u>W23</u> M24 TXD0) W24 L8N_T1_12 IO_L8N_T1_13 L24 P19 DQS14+ R120 DNP P20 DQS14- R121 DNP AB26 O_L9P_T1_DQS_12 O_L9N_T1_DQS_12 IO_L9P_T1_DQS_13 IO_L9N_T1_DQS_13 R_CS AC26 0_L10P_T1_12 0_L10N_T1_12 IO_L10P_T1_13 IO_L10N_T1_13 M22 _L11P_T1_SRCC_12 IO_L11P_T1_SRCC_13 IO_L11N_T1_SRCC_13 ′ AB24 N23 N21 _L11N_T1_SRCC_12 ## AB24

| ETH_RX_CLK | Y23

| ETH_TX_CLK | AA24

| ETH_TXD2 | Y22


| ETH_RSTN | AA22

| AC23 L12P_T1_MRCC_12 IO_L12P_T1_MRCC_13 L12N T1 MRCC 12 IO L12N T1 MRCC 13 R21 IO_L13P_T2_MRCC_13 O_L13N_T2_MRCC_12 O_L14P_T2_SRCC_12 IO L13N T2 MRCC 13 IO_L14P_T2_SRCC_13 R22 HR_RST AC24 R23 O_L14N_T2_SRCC_12 O_L15P_T2_DQS_12 IO_L14N_T2_SRCC_13 IO_L15P_T2_DQS_13 T24 DQS13+R123 DNP OR DQS13-R124 DNP OR ETH_TXD3 Y21

| HR_RW | AD23 |
| HR_DQ7 | AD24 |
| AR22 L15N_T2_DQS_12 IO_L15N_T2_DQS_13 T20 R20 L16P T2 12 IO L16P T2 13 IO_L16N_T2_13 T22 T23 _L17P_T2_12 IO_L17P_T2_13 AC22 D_L17N_T2_12 IO_L17N_T2_13 AB21 U19 0 I 18P T2 12 IO 118P T2 13 AC21 0_L18N_T2_12 IO_L18N_T2_13 U20 T18 AD21 O_L19P_T3_12 O_L19N_T3_VREF_12 IO_L19P_T3_13 HR_DQ2 AF24 HR_DQ5 AF25 HR_CKP AD26 T19 IO 119N T3 VRFF 13 P16 _L20P_T3_12 N17 R16 DQS15+ R125 DNP N0S15- R147 DNP D_L20N_T3_12 IO_L20N_T3_13 _L21P_T3_DQS_12 IO_L21P_T3_DQS_13 HR_CKN AE26 HR_DQ0 AE23 HR_DQ4 AF23 0_L21N_T3_DQS_12 0_L22P_T3_12 IO_L21N_T3_DQS_13 IO_L22P_T3_13 N18 M19 IO_L22N_T3_13 IO_L23P_T3_13 _L22N_T3_12 HR_DQ1 AD25 U17 T17 _L23P_T3_12 L23N_T3_12 IO_L23N_T3_13 HR_DQ3 AE22 AF22 R18 D_L24P_T3_12 D_L24N_T3_12 IO_L24P_T3_13 IO_L24N_T3_13 P18 U16 ETH_INT_N Y20 0_25_12 10_25_13

> U15A XC7K160T-FFG676 data-center-dram-tester-footprints:BGA676C100P26X26_2700X2700X254

BANK 14 BANK 15



U15B XC7K160T-FFG676 data-center-dram-tester-footprints:BGA676C100P26X26_2700X2700X254

* antmicro



Antmicro Ltd www.antmicro.com

Antmicro Ltd.

Sheet: /FPGA banks 12-15/

File: fpga-banks-12-15.sch

Title: Data Center DRAM Tester

