
LPDDR4 Test Board




Sheet: HyperRAM Sheet: FPGA Banks Sheet: Interfaces Sheet: Config SPI flash Sheet: FPGA power Sheet: Ethernet Sheet: Supply Sheet: SO-DIMM File: fpga-banks.sch File: interfaces.sch File: config—spi.sch File: fpga—power.sch File: ethernet.sch File: supply.sch


Logo N1 oshw_logo Logo N2 antmicro_logo LPDDR4 Test Board

Sheet: / File: lpddr4-test-board.sch

Title: LPDDR4 Test Board

Size: A3 Date: KiCad E.D.A. eeschema 5.1.5+dfsg1-2bpo10+1 **Rev: 1.0.4** Id: 1/9





LPDDR VREF

D10

C10

G13

F13

H14

E13

E12

F11

F10

E11

D11

G10

G12

E9

Н9

G8

H10

B11

Α9

A11

A10


USR_LED5

USR_LED1

USR_BTN3


USR_LED2

USR_BTN1



Sheet: /FPGA Banks/ File: fpga-banks.sch				
Title: LPDDR4 Test Board				
Size: A3 KiCad E.D.A. ee	Date: eschema 5.1.5+dfsg1-2bpo10+1	Rev: 1.0.4		
	7			

Clock source




Master SPI Quad (x4) configuration scheme

Follows Figure 2–14 7 Series FPGAs Configuration User Guide UG470 (v1.13.1)


(Q)SPI flash

R28 R32 R57 4k7 4k7 330R S25FL128SAGNFI000 L7 INIT_B_0 PROGRAM_B_0 PROG_B1 CFGBVS_0 L12 VP_0 VN_0 EMCCLK101 M12 VREFP_0 VREFN_0 N12 DXP_0 DXN_0 XC7K70T-FBG484


JTAG Connector Compatible with Xilinx Platform Cable



STATUS LEDs



Configuration Modes For details, see UG470 p. 21




Sheet: /Config SPI flash/ File: config-spi.sch

Title: LPDDR4 Test Board


FPGA BANK 0

Size: A3 Date: KiCad E.D.A. eeschema 5.1.5+dfsg1-2bpo10+1




DVDDL decoupling C119 C120 C122 C126 C130 C135 C136 C141 C142 4u7 470n 470n 470n 470n 10n 10n 10n 10n


AVDDH decoupling




DVDDH decoupling




AVDDL_PLL decoupling




AVDDL decoupling







RJ45 Connector




	Sheet: /Ethernet/ File: ethernet.sch					
Title: LPDDR4 Test Board						
	Size: A3	Date:		Rev: 1.0.4		
	KiCad E.D.A. ee	schema 5.1.5+dfsg1-2bpo10+1		ld: 5/9		
		7		3		





DDR4 SODIMM connector 137 137 137 139 139 141 141 143 143 145 145 147 149 151 151 153 153 155 157 157 159 159 161 161 163 163 50 50 52 52 54 54 56 56 58 58 60 60 62 62 64 64 66 66 68 68 70 70 72 72 74 74 76 76 78 78 80 80 82 82 84 84 86 88 89 90 90 92 92 92 94 94 96 96 98 98 100 100 102 102 104 104 106 106 108 108 110 110 112 112 114 114 116 116 118 118 110 120 120 120 121 120 122 122 (10_P4 1V1_SYS 107 109 111 113 115 117 119 121 123 125 127 1V8_SYS **VDDQ** 1V8_SYS SHIELD S2 GND Mechanical protection SP1 9774050151 Sheet: /SO-DIMM/ File: sodimm.sch Title: LPDDR4 Test Board Size: A3 Date: KiCad E.D.A. eeschema 5.1.5+dfsg1-2bpo10+1

HyperRAM



Sheet: /HyperRAM/
File: hyperram.sch

Title: LPDDR4 Test Board

Size: A3 Date:

KiCad E.D.A. eeschema 5.1.5+dfsg1-2bpo10+1