

PROCESS for Air gap resonator

-SOI wafer-


SOI 100: Device layer: 50 μm , 0.01 ohm.cm^{-1}

Box: 2 μm

Handle layer: 380 μm , highly resistive


- 1) SiO_2 deposition by LPCVD (600nm thick)
- 2) Photolithography, resonator structure definition (smallest design: 10 μm)
- 3) RIE etching of the SiO_2 resist
- 4) DRIE etching to transfer the pattern to the SOI device layer
- 5) 50 to 100 nm SiO_2 deposition by LPCVD for sub-micron air gap
- 6) 2 μm thick Poly-Si deposition with in situ p type doping ($5 \cdot 10^{18} \text{ at.cm}^{-3}$) by LPCVD.
- 7) Doping of the surface by implementation in order to realize highly doped Poly-Si contacts. For a doping in surface of $10^{22} \text{ at.cm}^{-3} \rightarrow$ dose: $10^{15} \text{ at.cm}^{-2}$, 15keV, annealing 850°C during 1min?
- 8) DRIE etching of the poly-Si layer
- 9) Process for removing the SiO_2 thin film for realizing the air gap. Following this, surface of the resonator could be functionalized with micro/nano structures (e.g. nanoglass).
- 10) Metallic deposition Cr (15nm)/Pt(100nm)/Au(300nm)
- 11) Photolithography of contact and and lift-off
- 12) Front side protection with photoresist
- 13) Back-side photolithography
- 14) Back-side DRIE etching of Silicon wafer and HF etching of SiO_2 (BOX) to suspend the resonator.

Solid Gap MEMS resonator




- SOI -


↓ LPCVD SiO₂
deposition




↓ Photolithography + RIE
etching oxide




↓ TiO₂ thin film
deposition by ALD




↓ I - Poly-Si deposition and
situ doping by LPCVD
II - Surface doping




DRIE etching and
removing TiO₂ layer




Top view



Photolithography
Back side DRIE + HF etching



↑ Photoresist deposition +
photolithography to define contacts,
metallic layer evaporation + lift off



PROCESS for Solid Gap resonators

-SOI wafer-

SOI 100: Device layer: 50 μm , 0.01 ohm.cm^{-1}

Box: 2 μm

Handle layer: 380 μm , highly resistive

- 1) SiO_2 deposition by LPCVD (600nm thick)
- 2) Photolithography, resonator structure definition (smallest design: 10 μm)
- 3) RIE etching of the SiO_2 resist
- 4) DRIE etching to transfer the pattern to the SOI device layer
- 5) 50 to 100 nm thickness of TiO_2 deposition by ALD for solid gap
- 6) 2 μm thick Poly-Si deposition with in situ p type doping ($5 \cdot 10^{18} \text{ at.cm}^{-3}$) by LPCVD.
- 7) Doping of the surface by implantation in order to realize highly doped Poly-Si contacts. For a doping in surface of $10^{22} \text{ at.cm}^{-3} \rightarrow$ dose: $10^{15} \text{ at.cm}^{-2}$, 15keV, and annealing 850°C during 1min?
- 8) DRIE etching of the poly-Si layer
- 9) Process for removing the TiO_2 thin film. Following these, surface of the resonator could be functionalized with micro/nano structures (e.g. nanoglass).
- 10) Metallic deposition Cr (15nm)/Pt(100nm)/Au(300nm)
- 11) Photolithography of contacts and lift-off
- 12) Front side protection with photoresist
- 13) Back-side photolithography
- 14) Back-side DRIE etching of Silicon wafer and HF etching of SiO_2 (BOX) to suspend the resonator.

