ΠΑΡΑΔΟΤΕΟ 1ου ΕΡΓΑΣΤΗΡΙΟΥ (Πρώτο Μέρος)

Μαυρομανώλης Αντώνιος Α.Μ. 9010

antomavr@ece.auth.gr

1. Από το αρχείο starter_se.py οι αρχικές παράμετροι που έχουν περάσει στον gem5 για το σύστημα προς εξομοίωση είναι:

• Cache line size: 64

• **Voltage:** "3.3V"

- CPU model to use: "minor" (κατά την εκτέλεση της εντολής (\$
 ./build/ARM/gem5.opt -d hello_result configs/example/arm/starter_se.py --cpu="minor"
 "tests/test-progs/hello/bin/arm/linux/hello") υπάρχει το flag --cpu="minor".)
- CPU frequency: 1GHz"

Default:

Number of CPU cores: 1

• Type of memory to use: "DDR3 1600 8x8"

Number of memory channels: 2

Number of memory ranks per channel: None

Specify the physical memory size: "2GB"

2. Ανοίγοντας τα αρχεία config.json και config.ini επαληθεύεται η απάντηση του πρώτου ερωτήματος, καθώς τα στοιχεία αντιστοιχούν μεταξύ τους.

Κομμάτι κώδικα από το starter se.py:

```
# Use a fixed cache line size of 64 bytes
cache_line_size = 64

def __init__(self, args, **kwargs):
    super(SimpleSeSystem, self).__init__(**kwargs)

# Setup book keeping to be able to use CpuClusters from the
    devices module.

# Self._clusters = []
# Create a voltage and clock domain for system components
# self._num_cpus = 0

# Create a voltage and clock domain (clock="1GHz",

# Voltage_domain=self.voltage_domain)

# Create the off-chip memory bus.
# Create the off-chip memory bus.
# Wire up the system port that gem5 uses to load the kernel
# Add CFUs to the system. A cluster of CFUs typically have
# private Ll caches and a shared L2 cache.
# self.cpu_cluster = devices.CpuCluster(self,

# args.num_cores,
# args.cpu_freq, "1.2V",
# cpu_types[args.cpu])
```

```
□def main():
        parser = argparse.ArgumentParser(epilog= doc )
187
188
        189
190
        parser.add_argument("--cpu", type=str, choices=cpu_types.keys(),
191
192
                       default="atomic",
                       help="CPU model to use")
193
        194
    195
196
197
198
                       choices=ObjectList.mem_list.get_names(),
        help = "type of memory to use")
parser.add_argument("--mem-channels", type=int, default=2,
199
200
                       help = "number of memory channels")
201
        parser.add_argument("--mem-ranks", type=int, default=None,
202
                       help = "number of memory ranks per channel")
203
        204
205
206
                       help="Specify the physical memory size")
```

Κομμάτι κώδικα από το config.json:

```
111 },
112 | "cache line size": 64,
```

Κομμάτια κώδικα από το config.ini

```
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=3.3
```

3. In-order CPU types supported by gem5

```
# Pre-defined CPU configurations. Each tuple must be ordered as : (cpu_class,
67
      # ll_icache_class, ll_dcache_class, walk_cache_class, l2_Cache_class). Any of
68
      # the cache class may be 'None' if the particular cache is not present.
69
    Fcpu_types = {
           "atomic" : ( AtomicSimpleCPU, None, None, None, None),
70
          "minor" : (MinorCPU,
71
72
73
                     devices.LlI, devices.LlD,
                     devices.WalkCache,
74
                      devices.L2),
75
        "hpi" : ( HPI.HPI,
                    HPI.HPI_ICache, HPI.HPI_DCache, HPI.HPI_WalkCache,
76
78
                    HPI.HPI L2)
```

atomic:

Ο Atomic είναι επεξεργαστής που χρησιμοποιεί ατομική πρόσβαση στη μνήμη. Χρησιμοποιεί τα latency estimates από τις ατομικές προσβάσεις για να υπολογίσει το συνολικό χρόνο πρόσβασης στη κρυφή μνήμη (cache). Ο Atomic CPU προέρχεται από τον BaseSimpleCPU και υλοποιεί λειτουργίες ανάγνωσης και εγγραφής στη μνήμη, καθώς επίσης και tick (ορίζει δηλαδή το τι συμβαίνει σε κάθε κύκλο του ρολογιού). Ορίζει τη θύρα που χρησιμοποιείται για να συνδέσει τη μνήμη και συνδέει τη CPU με την cache.

AtomicSimpleCPU | itick() | setupFetchRequest() | [i\$]::sendAtomic() | | takes i\$ data (predecode/decode) | returns instruction | (d\$) | | (d\$) | | (excepted from calls inside static_inst execute method to helper functions | (base]::postExecute() | (base]::postExecute() | (base]::postExecute() | (base]::postExecute() | (base]::postExecute() | (base]::postExecute() | (call of the prediction of the predict


minor:

Πρόκειται για έναν επεξεργαστή με 4 στάδια pipelining. Τα τέσσερα στάδια είναι η fetch1, η fetch2, η decode και η execute. Η πρόσβαση ITLB και η λήψη της εντολής από την κύρια μνήμη γίνεται στο fetch1. Το fetch2 είναι υπεύθυνο για την αποκωδικοποίηση της εντολής, η decode είναι υπεύθυνη για book-keeping και η execute υλοποιεί το logic for issue, την εκτέλεση, τη μνήμη, το writeback και το commit. Όλα αυτά τα στάδια ορίζονται ως SimObjects στην κλάση Pipeline, η οποία υλοποιεί ολόκληρο το pipelining. Τα διαφορετικά στάδια του pipeline συνδέονται μεταξύ τους με Latches.

```
class Pipeline {
    /* Latches to connect the stages */
    Latch<ForwardLineData> f1ToF2;
    Latch<BranchData> f2ToF1;
    Latch<ForwardInstData> f2ToD;
    Latch<ForwardInstData> dToE;
    Latch<BranchData> eToF1;


    /* Pipeline Stages */
    Execute execute;
    Decode decode;
    Fetch2 fetch2;
    Fetch1 fetch1

    /* Action to be performed at each cycle (tick) */
    void evaluate();
}
```



hpi:

Ο ΗΡΙ επεξεργαστής είναι βασισμένος στην αρχιτεκτονική βραχίονα. Το μοντέλο χρονισμού του ΗΡΙ επεξεργαστή αντιπροσωπεύει μια πραγματική in-order υλοποίηση του Armv8-A. Ο pipeline του ΗΡΙ CPU χρησιμοποιεί το ίδιο μοντέλο τεσσάρων σταδίων με το Minor CPU.



Building blocks of the Arm High-performance In-order CPU in gem 5 $\,$

3.a.

Atomic:

Begin Simulation Statistics				
final_tick	57592750	# Number of ticks from beginning of simulation (restored from checkpoints and never reset)		
host_inst_rate	567557	# Simulator instruction rate (inst/s)		
host_mem_usage	2234256	# Number of bytes of host memory used		
host_op_rate	672257	# Simulator op (including micro ops) rate (op/s)		
host_seconds	0.31	# Real time elapsed on the host		
host_tick_rate	187533356	# Simulator tick rate (ticks/s)		
sim_freq	10000000000000	# Frequency of simulated ticks		
sim_insts	174212	# Number of instructions simulated		
sim_ops	206435	# Number of ops (including micro ops) simulated		
sim_seconds	0.000058	# Number of seconds simulated		
sim_ticks	57592750	# Number of ticks simulated		
system.cpu_cluster.cpus.Branches	36890	# Number of branches fetched		
system.cpu_cluster.cpus.committedInsts	174212	# Number of instructions committed		
system.cpu_cluster.cpus.committedOps	206435	# Number of ops (including micro ops) committed		
system.cpu_cluster.cpus.dtb.accesses	0	# DTB accesses		
system.cpu_cluster.cpus.dtb.align_faults	0	# Number of TLB faults due to alignment restrictions		
system.cpu_cluster.cpus.dtb.domain_fault	s 0	# Number of TLB faults due to domain restrictions		
system.cpu_cluster.cpus.dtb.flush_entrie	es 0	# Number of entries that have been flushed from TLB		

Minor:

```
final tick 79542750 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) host_inst_rate 252324 # Simulator instruction rate (inst/s) host_mem_usage 2246384 # Number of bytes of host memory used host_op_rate 29883 # Simulator op (including micro ops) rate (op/s) host_seconds 0.69 # Real time elapsed on the host host_tick_rate 115040564 # Sim_inst 124425 # Real time elapsed on the host host_instruction rate (inst/s) # Frequency of simulated ticks sim_insts 174425 # Number of ops (including micro ops) simulated sim_insts 174425 # Number of ops (including micro ops) simulated # Number of ops (including micro ops) simulated # Number of ops (including micro ops) simulated # Number of ops (including micro ops) simulated # Number of ops (including micro ops) simulated # Number of of SIB hits Percentage # Number of SIB hits # Number of SIB hits # Number of indirect Rises # Number of indirect Rises # Number of indirect target hits.

**System.cpu_cluster.cpus.branchPred.indirectNitsses 1177 # Number of indirect predictor lookups.

**System.cpu_cluster.cpus.branchPred.indirectNitsses 1177 # Number of indirect misses.

**Number of indirect misses.

**
```

HPI:

```
# Number of ticks from beginning of simulation (restored from checkpoints and never reset)
# Simulator instruction rate (inst/s)
# Number of bytes of host memory used
# Simulator op (including micro ops) rate (op/s)
# Real time elapsed on the host
# Simulator tick rate (ticks/s)
# Frequency of simulated ticks
# Number of instructions simulated
# Number of ops (including micro ops) simulated
# Number of seconds simulated
# Number of seconds simulated
# Number of ticks simulated
# Number of ticks simulated
# Number of corect BTB predictions (this stat may not work properly.
                                                                                                                                                                                                                                                                                                                  86826759
                                                                                                                                                                                                                                                                                                                        226716
2253788
                                                                                                                                                                                                                                                                                                                            268538
 host_op_rate
host_seconds
host_tick_rate
sim_freq
sim_insts
sim_ops
                                                                                                                                                                                                                                                                                                                                             0.77
                                                                                                                                                                                                                                                                                                             112825078
                                                                                                                                                                                                                                                                                        10000000000000
                                                                                                                                                                                                                                                                                                                                174425
206649
sim_seconds
sim_ticks
system.cpu_cluster.cpus.branchPred.BTBCorrect
system.cpu_cluster.cpus.branchPred.BTBHItPt
system.cpu_cluster.cpus.branchPred.BTBHItPt
system.cpu_cluster.cpus.branchPred.BTBHItS
system.cpu_cluster.cpus.branchPred.BTBHItS
system.cpu_cluster.cpus.branchPred.BTBHItS
system.cpu_cluster.cpus.branchPred.BTBHICORPE
system.cpu_cluster.cpus.branchPred.RASInCorrect
system.cpu_cluster.cpus.branchPred.condIncorrect
system.cpu_cluster.cpus.branchPred.indirectHist
system.cpu_cluster.cpus.branchPred.indirectHist
system.cpu_cluster.cpus.branchPred.indirectHist
system.cpu_cluster.cpus.branchPred.indirectHisses
system.cpu_cluster.cpus.branchPred.indirectHisper
system.cpu_cluster.cpus.branchPred.indirectMisper
system.cpu_cluster.cpus.branchPred.indirectMisper
system.cpu_cluster.cpus.branchPred.indirectMispredicted
system.cpu_cluster.cpus.branchPred.indirectMispredicted
system.cpu_cluster.cpus.committedInsts
system.cpu_cluster.cpus.committedInsts
system.cpu_cluster.cpus.committedOps
system.cpu_cluster.cpus.committedOps
system.cpu_cluster.cpus.dcache.prefetcher.num_hmpf_issued
system.cpu_cluster.cpus.dcache.prefetcher.pfBufferHit
system.cpu_cluster.cpus.dcache.prefetcher.pfInCache
system.cpu_cluster.cpus.dcache.prefetcher.pfFunche
system.cpu_cluster.cpus.dcache.prefetcher.pfFunche
system.cpu_cluster.cpus.dcache.prefetcher.pfFunche
system.cpu_cluster.cpus.dcache.prefetcher.pfFunche
     sim seconds
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             Number of ticks simulated

# Number of correct BTB predictions (this stat may not work properly.

# BTB Hit Percentage

# Number of BTB hits

# Number of BTB lookups

# Number of incorrect RAS predictions.

# Number of conditional branches incorrect

# Number of conditional branches predicted

# Number of indirect target hits.

# Number of indirect traget hits.

# Number of indirect misses.

# Number of BP lookups

# Number of BP lookups

# Number of indirest masses used to get a target.

# Number of immes the RAS was used to get a target.

# Number of immes the RAS was used to get a target.
     sim ticks
                                                                                                                                                                                                                                                                                                                    86826750
                                                                                                                                                                                                                                                                                                                                                    11531
47870
                                                                                                                                                                                                                                                                                                                                                                                                     6596
                                                                                                                                                                                                                                                                                                                                                                                                34912
                                                                                                                                                                                                                                                                                                                                                                                                1786
                                                                                                                                                                                                                                                                                                                                                                                                                  3931
                                                                                                                                                                                                                                                                                                                                                                                                           2145
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  # Number of times the RAS was used to get a target.

# Number of mispredicted indirect branches.

# Number of instructions committed

# Number of ops (including micro ops) committed

# CPI: cycles per instruction

# number of hwpf issued

# number of redundant prefetches already in prefetch queue

# number of prefetch candidates identified

# number of redundant prefetches already in cache/mshr dropped

# number of prefetches dropped due to prefetch queue size

# number of prefetches that crossed the page

# Number of ops (including micro ops) which were discarded before commit
                                                                                                                                                                                                                                                                                                                                                                                                                                                    289
                                                                                                                                                                                                                                                                                                                                                                                                                                                                8
                                                                                                                                                                                                                                                                                                                                                                                                                                           0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0
                                                                                                                                                                                                                                                                                                                                                                                                                                                 a
```

3.b.

Χρησιμοποιώντας διαφορετικά μοντέλα CPU παρατηρούμε διαφορά στο instruction rate, στον χρόνο εκτέλεσης αλλά και στο tick rate. Αυτό συμβαίνει επειδή το pipelining σε κάθε μοντέλο είναι διαφορετικό και κατά συνέπεια αλλάζει ο αριθμός των εντολών που εκτελούνται σε κάθε κύκλο ρολογιού.

3.c. Frequency 1GHz→2GHz

Atomic:

```
# Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate 846366 # Simulator instruction rate (inst/s)
host_mem_usage 2234256 # Number of bytes of host memory used
host_op_rate 1002272 # Simulator op (including micro ops) rate (op/s)
host_econds 0.21 # Real time elapse on the host
host_teconds 279577542 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 279577542 # Simulator tick rate (ticks/s)
sim_freq 10000000000000 # Frequency of simulated ticks
sim_insts 174212 # Number of instructions simulated ticks
sim_ops 206435 # Number of ops (including micro ops) simulated
sim_seconds 8.0.000658 # Number of ops (including micro ops) simulated
sim_ticks 57592759 # Number of picks simulated
system.cpu_cluster.cpus.committedInsts 36890 # Number of branches fetched
system.cpu_cluster.cpus.committedInsts 174212 # Number of branches fetched
system.cpu_cluster.cpus.committedInsts 174212 # Number of branches fetched
system.cpu_cluster.cpus.committedInsts 174212 # Number of branches fetched
# Number of pickluster.cpus.committed
```

Minor:

```
------ Begin Simulation Statistics final_tick
                                                                                                                                                                                                                                                                                                              # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
                                                                                                                                                                                                                                                                                                             # Number of ticks from beginning of samulation (r
# Simulator instruction rate (inst/s)
# Number of bytes of host memory used
# Simulator op (including micro ops) rate (op/s)
# Real time elapsed on the host
# Simulator tick rate (ticks/s)
# Frequency of simulated ticks
# Number of instructions simulated
# Number of ons (including micro ons) simulated
 host inst rate
host_inst_rate
host_mem_usage
host_op_rate
host_seconds
host_tick_rate
sim_freq
sim_insts
                                                                                                                                                                                      2248584
                                                                                                                                                                                           320748
                                                                                                                                                                   120480464
10000000000000
174425
                                                                                                                                                                                                                                                                                                            # Number of instructions simulated
# Number of ops (including micro ops) simulated
# Number of seconds simulated
# Number of seconds simulated
# Number of ticks simulated
# Number of ticks simulated
# Blumber of correct BTB predictions (this stat may not work properly.
# BTB Hit Percentage
# Number of BTB hits
# Number of BTB lookups
# Number of incorrect RAS predictions.
# Number of conditional branches incorrect
# Number of conditional branches predicted
# Number of indirect target hits.
# Number of indirect target hits.
# Number of indirect predictor lookups.
# Number of Indirect misses.
# Number of BT lookups
# Number of BT lookups
# Number of times the RAS was used to get a target.
 sim ops
                                                                                                                                                                                           206649
 sim_ops
sim_seconds
sim_ticks
system.cpu_cluster.cpus.branchPred.BTBCorrect
system.cpu_cluster.cpus.branchPred.BTBHitPct
system.cpu_cluster.cpus.branchPred.BTBHitS
                                                                                                                                                                                   0.000078
                                                                                                                                                                                   77626250
                                                                                                                                                                                                      15630
33024
 system.cpu_cluster.cpus.branchred.BTBLookups
system.cpu_cluster.cpus.branchred.BTBLookups
system.cpu_cluster.cpus.branchPred.RASInCorrect
system.cpu_cluster.cpus.branchPred.condPredicted
system.cpu_cluster.cpus.branchPred.indIrectHits
system.cpu_cluster.cpus.branchPred.indIrectHits
system.cpu_cluster.cpus.branchPred.indIrectCHitses
system.cpu_cluster.cpus.branchPred.indIrectMisses
system.cpu_cluster.cpus.branchPred.lonkups.
                                                                                                                                                                                                                                 1718
                                                                                                                                                                                                                                      1177
  system.cpu cluster.cpus.branchPred.lookups
                                                                                                                                                                                                                                                                                                              # Number of times the RAS was used to get a target.

# Number of times the RaS was used to get a target.

# Number of instructions committed

# Number of ops (including micro ops) committed
 system.cpu_cluster.cpus.branchPred.usedRAS system.cpu_cluster.cpus.branchPred.usedRAS system.cpu_cluster.cpus.branchPredindirectMispredicted system.cpu_cluster.cpus.committedInsts 174425 system.cpu_cluster.cpus.committedOps 206649
                                                                                                                                                                                                          4332
                                                                                                                                                                                                                                                             290
```

HPI:

```
--------- Begin Simulation Statistics ---
final_tick
                                                                                                                                                                                                                                           # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
# Simulator instruction rate (inst/s)
# Number of bytes of host memory used
# Simulator op (including micro ops) rate (op/s)
# Real time elapsed on the host
# Simulator tick rate (ticks/s)
# Frequency of simulated ticks
# Number of instructions simulated
# Number of ops (including micro ops) simulated
# Number of seconds simulated
# Number of seconds simulated
# Number of ticks simulated
# Number of ticks simulated
# Number of operet BTB predictions (this stat may not work properly.
host_inst_rate
                                                                                                                                               235929
2253788
host_mem_usage
host_mem_usage
host_op_rate
host_seconds
host_tick_rate
sim_freq
sim_insts
                                                                                                                                                 279465
                                                                                                                                         115773691
                                                                                                                                                  174425
206649
 sim_ops
 sim seconds
sım_seconos
sim_ticks
system.cpu_cluster.cpus.branchPred.BTBCorrect
system.cpu_cluster.cpus.branchPred.BTBHitPct
system.cpu_cluster.cpus.branchPred.BTBHits
system.cpu_cluster.cpus.branchPred.BTBLOokups
                                                                                                                                                                                                                                                * Number of ticks simulated

# Number of correct BTB predictions (this stat may not work properly.

# BTB Hit Percentage

# Number of BTB lookups

# Number of incorrect RAS predictions.

# Number of conditional branches incorrect

# Number of conditional branches predicted

# Number of indirect target hits.

# Number of indirect tredictor lookups.

# Number of indirect misses.

# Number of BP lookups

# Number of imbread NAS was used to get a target.

# Number of imbread NAS was used to get a target.

# Number of mispredicted indirect branches.
                                                                                                                                            85611750
                                                                                                                                                    24.089741
 system.cpu cluster.cpus.branchPred.RASInCorrect
system.cpu_cluster.cpus.branchPred.condIncorrect
system.cpu_cluster.cpus.branchPred.condIncorrect
system.cpu_cluster.cpus.branchPred.indirectHits
system.cpu_cluster.cpus.branchPred.indirectLookups
system.cpu_cluster.cpus.branchPred.indirectHisses
system.cpu_cluster.cpus.branchPred.lookups
                                                                                                                                                                              349<sub>1</sub>.
1786
3931
system.cpu_cluster.cpus.branchPred.usedRAS
                                                                                                                                                               6022
 system.cpu cluster.cpus.branchPredindirectMispredicted
                                                                                                                                                                                                       289
                                                                                                                                                                                                                                             # Number of mispredicted indirect branches.
# Number of instructions committed
system.cpu_cluster.cpus.committedInsts
system.cpu_cluster.cpus.committedOps
                                                                                                                                                                                                                                            # Number of ops (including micro ops) committed
```

Timing→ O3CPU

Atomic:

Begin Simulation Statistics -		
final_tick	57592750	# Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate	531099	# Simulator instruction rate (inst/s)
host_mem_usage	2234260	# Number of bytes of host memory used
host_op_rate	629094	# Simulator op (including micro ops) rate (op/s)
host_seconds	0.33	# Real time elapsed on the host
host_tick_rate	175493753	# Simulator tick rate (ticks/s)
sim_freq	10000000000000	# Frequency of simulated ticks
sim_insts	174212	# Number of instructions simulated
sim_ops	206435	# Number of ops (including micro ops) simulated
sim_seconds	0.000058	# Number of seconds simulated
sim_ticks	57592750	# Number of ticks simulated
system.cpu_cluster.cpus.Branches	36890	# Number of branches fetched
system.cpu_cluster.cpus.committedInsts	174212	# Number of instructions committed
system.cpu_cluster.cpus.committedOps	206435	# Number of ops (including micro ops) committed

Minor:

```
------- Begin Simulation Statistics ------
final_tick 36
host_inst_rate
host_mem_usage
host_op_nate
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
# Simulator instruction rate (inst/s)
# Number of bytes of host memory used
# Simulator op (including micro ops) rate (op/s)
# Real time elapsed on the host
# Simulator tick rate (ticks/s)
# Frequency of simulated ticks
# Number of instructions simulated
# Number of ops (including micro ops) simulated
# Number of seconds simulated
# Number of seconds simulated
# Number of ticks simulated
# Number of operer BTB negdictions (this stat may not work properly.
                                                                                                                                                                                                                                                                                                                                                                                                            3008974500
                                                                                                                                                                                                                                                                                                                                                                                                                                          173873
       host_seconds
host_tick_rate
sim_freq
sim_insts
                                                                                                                                                                                                                                                                                                                                                                                                                                                              1.19
                                                                                                                                                                                                                                                                                                                                                                                                         2531647332
                                                                                                                                                                                                                                                                                                                                                                                        1000000000000
174425
206649
       sim_ops
       sim seconds
                                                                                                                                                                                                                                                                                                                                                                                                                           0.003009
sim_seconds
sim_ticks
system.cpu_cluster.cpus.branchPred.BTBCorrect
system.cpu_cluster.cpus.branchPred.BTBHitPct
system.cpu_cluster.cpus.branchPred.BTBHitPct
system.cpu_cluster.cpus.branchPred.BTBHitS
system.cpu_cluster.cpus.branchPred.BTBHitS
system.cpu_cluster.cpus.branchPred.RASInCorrect
system.cpu_cluster.cpus.branchPred.condPredicted
system.cpu_cluster.cpus.branchPred.condPredicted
system.cpu_cluster.cpus.branchPred.indirectHits
system.cpu_cluster.cpus.branchPred.indirectHits
system.cpu_cluster.cpus.branchPred.indirectHisses
system.cpu_cluster.cpus.branchPred.indirectHisses
system.cpu_cluster.cpus.branchPred.lookups
system.cpu_cluster.cpus.branchPred.lookups
system.cpu_cluster.cpus.branchPred.usedRAS
system.cpu_cluster.cpus.branchPred.usedRAS
system.cpu_cluster.cpus.committedInsts
system.cpu_cluster.cpus.committedOps
system.cpu_cluster.cpus.committedOps
system.cpu_cluster.cpus.committedOps
system.cpu_cluster.cpus.comittedOps
system.cpu_cluster.cpu
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            # Number of seconds simulated
# Number of ticks simulated
# Number of ticks simulated
# Number of ticks simulated
# Number of correct BTB predictions (this stat may not work properly.
# BTB Hit Percentage
# Number of BTB hits
# Number of incorrect RAS predictions.
# Number of conditional branches incorrect
# Number of conditional branches predicted
# Number of indirect target hits.
# Number of indirect target hits.
# Number of indirect traises.
# Number of indirect predictor lookups.
# Number of indirect misses.
# Number of BTB lookups
# Number of BTB lookups
# Number of times the RAS was used to get a target.
# Number of instructions committed
# Number of ops (including micro ops) committed
# CPI: cycles per instruction
# Number of ops (including micro ops) which were discarded before commit
       sim ticks
                                                                                                                                                                                                                                                                                                                                                                                                         3008974500
                                                                                                                                                                                                                                                                                                                                                                                                                                                 46.197742
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        15139
32770
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       1722
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 2039
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     289
```

HPI:

```
------ Begin Simulation Statistics ----final_tick
                                                                                                                                                                                                                                                                                                                                                                                 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
# Simulator instruction rate (inst/s)
# Number of bytes of host memory used
# Simulator op (including micro ops) rate (op/s)
# Real time elapsed on the host
# Simulator tick rate (ticks/s)
# Frequency of simulated ticks
# Number of instructions simulated
# Number of ops (including micro ops) simulated
# Number of seconds simulated
# Number of ticks simulated
# Number of ticks simulated
# Number of correct BTB predictions (this stat may not work properly.
# BTB HIT Percentage
# Number of BTB hits
# Number of BTB lookups
# Number of incorrect RAS predictions.
# Number of conditional branches incorrect
# Number of conditional branches predicted
# Number of indirect target hits.
# Number of indirect target hits.
# Number of indirect predictor lookups.
# Number of B P lookups
# Number of timdirect misses.
# Number of timdirect misses.
                                                                                                                                                                                                                    3335436500
 host_inst_rate
host_mem_usage
 host_op_rate
                                                                                                                                                                                                                                      151837
nost_op_rate
host_seconds
host_tick_rate
sim_freq
sim_insts
sim_ops
sim_seconds
sim_ticks
vystem_cou_clus
                                                                                                                                                                                                                                               1.36
                                                                                                                                                                                                                    2450689002
                                                                                                                                                                                                          10000000000000
                                                                                                                                                                                                                                      174425
                                                                                                                                                                                                                    206649
0.003335
3335436500
 system.cpu_cluster.cpus.branchPred.BTBCorrect
 system.cpu_cluster.cpus.branchPred.BIBCorrect
system.cpu_cluster.cpus.branchPred.BIBCorrect
system.cpu_cluster.cpus.branchPred.BIBHits
system.cpu_cluster.cpus.branchPred.BIBHits
system.cpu_cluster.cpus.branchPred.RBJInCorrect
system.cpu_cluster.cpus.branchPred.condIncorrect
system.cpu_cluster.cpus.branchPred.condPredicted
system.cpu_cluster.cpus.branchPred.indirectHibts
system.cpu_cluster.cpus.branchPred.indirectHibts
system.cpu_cluster.cpus.branchPred.indirectHibts
system.cpu_cluster.cpus.branchPred.indirectHibts
                                                                                                                                                                                                                                          22.992201
                                                                                                                                                                                                                                                      11586
                                                                                                                                                                                                                                                                     50391
                                                                                                                                                                                                                                                                                      6800
37452
                                                                                                                                                                                                                                                                                    1779
system.cpu_cluster.cpus.branchred.indirectLlookups
system.cpu_cluster.cpus.branchPred.indirectLlookups
system.cpu_cluster.cpus.branchPred.indirectMisses
system.cpu_cluster.cpus.branchPred.lookups
system.cpu_cluster.cpus.branchPred.lookups
system.cpu_cluster.cpus.branchPred.indirectMisperdic
system.cpu_cluster.cpus.branchPredindirectMisperdic
system.cpu_cluster.cpus.committedInsts
1744
system.cpu_cluster.cpus.committedInsts
2066
                                                                                                                                                                                                                                                                                                 5383
                                                                                                                                                                                                                                                                                              3604
                                                                                                                                                                                                                                                                                                                                                                                     # Number of indirect misses.
# Number of BP lookups
# Number of times the RAS was used to get a target.
# Number of instructions committed
# Number of ops (including micro ops) committed
                                                                                                                                                                                                                                                     69416
                                                                                                                                                                                                                                      5796
redicted
174425
206649
                                                                                                                                                                                                                                                                                                                           297
```

Πηγές:

- http://www.gem5.org/Main_Page
- https://nitish2112.github.io/post/gem5-minor-cpu/
- http://www.m5sim.org/SimpleCPU
- https://raw.githubusercontent.com/arm-university/arm-gem5-rsk/master/gem5_rsk.pdf