

C515
8-Bit CMOS Microcontroller

hitp://www.siemens.del

Edition 04.98

Published by Siemens AG, Bereich Halbleiter, Marketing-Kommunikation, Balanstraße 73, 81541 München

© Siemens AG 1998 All Rights Reserved.

#### Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies and Representatives worldwide (see address list).

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Siemens Office, Semiconductor Group.

Siemens AG is an approved CECC manufacturer.

#### **Packing**

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

#### Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components<sup>1</sup> of the Semiconductor Group of Siemens AG, may only be used in life-support devices or systems<sup>2</sup> with the express written approval of the Semiconductor Group of Siemens AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

	C515 User's Manual Revision History : 04.98						
Previous Re	leases:	08.97					
Page (new version)	Page (prev. version)	Subjects (changes since last revision)					
1-2	1-2	P-LCC-68 package is inlcuded in the features list					
1-3	1-3	PE pin is corrected as PE/SWD					
1-4, 1-5	1-4	Pin configuration of P-LCC-68 package is included.					
1-5	1-4	PE pin is corrected as PE/SWD					
1-6 to 1-10	1-5 to 1-10	The Pin Definitions and Functions are added for P-LCC-68 package. The pin description is modified in ascending order starting from first pin of P-LCC-68 package					
1-6	1-9	The pin name and description is corrected for PE/SWD					
2-1	2-1	PE pin is corrected as PE/SWD in Figure 2.1					
3-4	3-4	SYSCON register description is updated					
3-6	3-6	PCON and SYSCON register descriptions are updated					
4-4	4-4	A note is added describing the non availability of ALE switch off feature in C515-LN/1RN versions					
6-65	6-65	The voltage specifications of $V_{AREF}$ and $V_{AGND}$ are changed					
8-1	8-1	The description on starting of watchdog timer is modified to include the automatic start by strapping the pin $\overline{\text{PE}}/\text{SWD}$ to $V_{\text{CC}}$ . The content is modified with detailed subheadings.					
8-2	8-2	In Figure 8-1 PE/SWD is added to include the option for the automatic start of watchdog timer					
9-1	9-1	A detailed description is added for "Hardware Enable for the Use of Power Saving Modes" and "Application Example for Switching Pin PE/SWD"					
9-2	9-1	The description of Slow down mode bit (SD) is modified to indicate the availability of this feature for C515-LM/1RM versions only					
10-2, 10-5,	10-2, 10-5,	The device specifications are valid for ROMless versions also. So					
10-6 & 10-8	10-6 & 10-8	C515-1RM is modified to C515 in all these pages.					
10-6	10-6	CLKOUT timing table for 16 MHz is included					
10-8	10-8	CLKOUT timing table for 24 MHz is included					
10-13	10-12	Timing diagram for CLKOUT timing is included					
10-14	10-13	The title "ROM Verification Characteristics for the C515-1RM" is modified to "ROM Verification Characteristics for the C515-1R"					
10-17	10-16	The package information is added for P-LCC-68 (SMD)					

# **General Information** C515

Table of	Contents	Page
<b>1</b> 1.1 1.2	Introduction  Pin Configurations  Pin Definitions and Functions	
<b>2</b> 2.1 2.2	Fundamental Structure	
3 3.1 3.2 3.3 3.4	Memory Organization.  Program Memory, "Code Space"  Data Memory, "Data Space"  General Purpose Registers  Special Function Registers	
4.1 4.1.1 4.1.2 4.1.3 4.2 4.3 4.4 4.5 4.6 4.6.1 4.6.2	External Bus Interface  Accessing External Memory Role of P0 and P2 as Data/Address Bus Timing  External Program Memory Access PSEN, Program Store Enable Overlapping External Data and Program Memory Spaces ALE, Address Latch Enable Enhanced Hooks Emulation Concept ROM Protection for the C515 Unprotected ROM Mode Protected ROM Mode	
<b>5</b> 5.1 5.2 5.3 5.4	Reset and System Clock Operation  Hardware Reset Operation  Hardware Reset Timing  Oscillator and Clock Circuit  System Clock Output	
6 6.1 6.1.1 6.1.2 6.1.2.1 6.1.2.2 6.1.2.3 6.1.2.4 6.1.3 6.1.4 6.1.5 6.2.1 6.2.1 6.2.1.1	On-Chip Peripheral Components  Parallel I/O  Port Structures  Standard I/O Port Circuitry  Port 0 Circuitry  Port 1, Port 3 to Port 5 Circuitry  Port 2 Circuitry  Detailed Output Driver Circuitry  Port Timing  Port Loading and Interfacing  Read-Modify-Write Feature of Ports 0 to 5  Timers/Counters  Timer/Counter 0 and 1  Timer/Counter 0 and 1 Registers  Mode 0	
6.2.1.3	Mode 1	

# **General Information** C515

Table of C	ontents	Page
6.2.1.4	Mode 2	6-20
6.2.1.5	Mode 3	6-21
6.2.2	Timer/Counter 2 with Additional Compare/Capture/Reload	6-22
6.2.2.1	Timer 2 Registers	
6.2.2.2	Timer 2 Operation	
6.2.2.3	Compare Function of Registers CRC, CC1 to CC3	
6.2.2.3.1	Compare Mode 0	
6.2.2.3.2	Modulation Range in Compare Mode 0	
6.2.2.3.3	Compare Mode 1	
6.2.2.4	Using Interrupts in Combination with the Compare Function	
6.2.2.5	Capture Function	
6.3	Serial Interface	
6.3.1	Multiprocessor Communication	
6.3.2	Serial Port Registers	
6.3.3	Baud Rate Generation	
6.3.3.1	Baud Rate in Mode 0	
6.3.3.2	Baud Rate in Mode 2	
6.3.3.3	Baud Rate in Mode 1 and 3	
6.3.3.3.1	Using the Baud Rate Generator	
6.3.3.3.2	Using Timer 1 to Generate Baud Rates	
6.3.4	Details about Mode 0	
6.3.5	Details about Mode 1	
6.3.6	Details about Modes 2 and 3	
6.4	A/D Converter	
6.4.1		
6.4.2	A/D Converter Operation	
_	A/D Converter Registers	
6.4.2.1	A/D Converter Control Register ADCON	
6.4.2.2	A/D Converter Data Register ADDAT	
6.4.2.3	A/D Converter Interrupt Control Bits in IEN1 and IRCON	
6.4.2.4	Programmable Reference Voltages of the A/D Converter (DAPR Register)	
6.4.3	A/D Conversion Timing	
7	Interrupt System	
7.1	Interrupt Registers	
7.1.1	Interrupt Enable Registers	
7.1.2	Interrupt Request / Control Flags	
7.1.3	Interrupt Priority Registers	
7.2	Interrupt Priority Level Structure	
7.3	How Interrupts are Handled	
7.4	External Interrupts	
7.5	Interrupt Response Time	7-17
8	Fail Safe Mechanisms	8-1
8.1	Watchdog Timer	
8.1.1	General Operation	
8.1.2	Starting the Watchdog Timer	
8.1.2.1	The First Possibility of Starting the Watchdog Timer	

# **General Information** C515

Table of	Contents	Page
8.1.2.2	The Second Possibility of Starting the Watchdog Timer	
8.1.3	Refreshing the Watchdog Timer	
8.1.4	Watchdog Reset and Watchdog Status Flag	
8.1.5	WDT Control and Status Flags	
9	Power Saving Modes	
9.1	Hardware Enable for the Use of the Power Saving Modes	
9.2	Power Saving Mode Control Register	
9.3	Idle Mode	
9.4	Slow Down Mode Operation (C515-LM/1RM only)	
9.5	Power Down Mode	
9.5.1	Invoking Power Down Mode	
9.5.2	Exit from Power Down Mode	
9.6	State of Pins in the Power Saving Modes	
10	Device Specifications	
10.1	Absolute Maximum Ratings	
10.2	DC Characteristics	10-2
10.3	A/D Converter Characteristics	
10.4	AC Characteristics (16 MHz)	
10.5	AC Characteristics (24 MHz)	
10.6	ROM Verification Characteristics for the C515-1R	
10.7	Package Information (P-LCC-68)	
10.8	Package Information (P-MQFP-80)	10-18
11	Index	

#### 1 Introduction

The C515 is a member of the Siemens C500 family of 8-bit microcontrollers. It is functionally fully upward compatible with the SAB-80C515/80C535 microcontrollers.

The C515 basically operates with internal and/or external program memory. The C515-L is identical to the C515-1R, except that it lacks the on-chip porgram memory. Therefore, in this documentation the term C515 refers to all versions within this specification unless otherwise noted.

**Figure 1-1** shows the different functional units of the C515 and **figure 1-2** shows the simplified logic symbol of the C515.




Figure 1-1 C515 Functional Units

Listed below is a summary of the main features of the C515:

- Full upward compatibility with SAB 80C515
- Up to 24 MHz external operating frequency
  - 500 ns instruction cycle at 24 MHz operation
- 8K byte on-chip ROM (with optional ROM protection)
  - alternatively up to 64K byte external program memory
- Up to 64K byte external data memory
- 256 byte on-chip RAM
- On-chip emulation support logic (Enhanced Hooks Technology TM)
- Six 8-bit parallel I/O ports
- One input port for analog/digital input
- Full duplex serial interface (USART)
  - 4 operating modes, fixed or variable baud rates
- Three 16-bit timer/counters
  - Timer 0 / 1 (C501 compatible)
  - Timer 2 for 16-bit reload, compare, or capture functions
- 8-bit A/D converter
  - 8 multiplexed analog inputs
  - programmable reference voltages
- 16-bit watchdog timer
- · Power saving modes
  - Idle mode
  - Slow down mode (can be combined with idle mode)
  - Software power-down mode
- 12 interrupt sources (7 external, 5 internal) selectable at four priority levels
- ALE switch-off capability (C515-LM/1RM only)
- P-LCC-68 and P-MQFP-80 packages
- Temperature Ranges: SAB-C515  $T_A = 0$  to 70 °C

SAF-C515  $T_A = -40 \text{ to } 85 \,^{\circ}\text{C}$ 

SAH-C515  $T_A = -40$  to 110 °C (max. operating frequency: 16 MHz)




Figure 1-2 Logic Symbol

#### 1.1 Pin Configurations

This section describes the pin configuration of the C515.




Figure 1-3
Pin Configuration of P-LCC-68 Package (top view)




Figure 1-4
Pin Configuration of P-MQFP-80-1 Package (top view)

#### 1.2 Pin Definitions and Functions

This section describes all external signals of the C515 with its function.

Table 1-1
Pin Definitions and Functions

Symbol	Pin Number P-LCC- 68	Pin Number P-MQFP- 80	I/O*)	Function
P4.0-P4.7	1-3, 5-9	72-74, 76-80	I/O	Port 4 is an 8-bit quasi-bidirectional I/O port with internal pull-up resistors. Port 4 pins that have 1's written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 4 pins being externally pulled low will source current ( $I_{\rm IL}$ , in the DC characteristics) because of the internal pull-up resistors.
PE/SWD	4	75	I	Power saving mode enable/Start watchdog timer A low level at this pin allows the software to enter the power saving modes(idle mode, slow down mode and power down mode). It is impossible to enter the software controlled power saving modes if this pin is held at high level. A high level during the reset performs an automatic start of watchdog timer immidiately after reset. When left unconnected this pin is pulled high by a weak internal pull-up resistor.
RESET	10	1	I	RESET A low level on this pin for the duration of two machine cycles while the oscillator is running resets the C515. A small internal pullup resistor permits power-on reset using only a capacitor connected to V <sub>SS</sub> .
VAREF	11	3	_	Reference voltage for the A/D converter
VAGND	12	4	_	Reference ground for the A/D converter
P6.0-P6.7	13-20	5-12	1	Port 6 is an 8-bit unidirectional input port to the A/D converter. Port pins can be used for digital input, if voltage levels simultaneously meet the specifications for high/low input voltages and for the eight multiplexed analog inputs.

<sup>\*)</sup> I = Input O = Output

Table 1-1
Pin Definitions and Functions (cont'd)

Symbol	Pin Number P-LCC- 68	Pin Number P-MQFP- 80	I/O*)	Function		
P3.0-P3.7	21-28	15-22	I/O	Port 3 is an 8-bit quasi-bidirectional I/O port with internal pullup resistors. Port 3 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 3 pins being externally pulled low will source current ( $I_{\rm IL}$ , in the DC characteristics) because of the internal pullup resistors. Port 3 also contains the interrupt, timer, serial port and external memory strobe pins that are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate. The secondary functions are assigned to		
	21	15		the pins of port 3 as follows:  P3.0 / RxD Receiver data input (asynch.) or		
	22	16		data	input/output (synch.) of serial	
	23	17		interface P3.1 / TxD	Transmitter data output (asynch.) or	
	24	18		interface	clock output (synch.) of serial	
	25 26	19 20		P3.2 / INTO	External interrupt 0 input / timer 0 gate control input	
	27	21		P3.3 / INT1	External interrupt 1 input / timer 1 gate control input	
	28	22		P3.4 / T0 P3.5 / T1 P3.6 / WR byte	Timer 0 counter input Timer 1 counter input WR control output; latches the data	
				P3.7 / RD	from port 0 into the external data memory  RD control output; enables the external data memory	

<sup>\*)</sup> I = Input O = Output

Table 1-1
Pin Definitions and Functions (cont'd)

Symbol	Pin Number P-LCC- 68	Pin Number P-MQFP- 80	I/O*)	Function	
P1.0 - P1.7	36-29	31-24	I/O	-	ectional I/O port with internal
				them are pulled high I	1 pins that have 1's written to by the internal pullup resistors, be used as inputs. As inputs,
				port 1 pins being exte	ernally pulled low will source characteristics) because of the
				internal pullup resisto	rs. The port is used for the low- uring program verification. Port
				1 also contains the in	terrupt, timer, clock, capture at are used by various options.
				The output latch corre	esponding to a secondary grammed to a one (1) for that
				function to operate (e	except when used for the
	36	31		compare functions). I assigned to the port 1	The secondary functions are pins as follows:
				P1.0 / INT3 / CC0	Interrupt 3 input /
	35	30			compare 0 output / capture 0 input
				P1.1 / INT4 / CC1	Interrupt 4 input /
	0.4	00			compare 1 output /
	34	29		P1.2 / INT5 / CC2	capture 1 input Interrupt 5 input /
				11.27 11(107002	compare 2 output /
	33	28			capture 2 input
				P1.3 / INT6 / CC3	Interrupt 6 input /
	22	27			compare 3 output /
	32 31	27 26		P1.4 / ĪNT2	capture 3 input
	31	20		P1.4 / IN12 P1.5 / T2EX	Interrupt 2 input Timer 2 external reload /
	30	25		1.1.07 1227	trigger input
	29	24		P1.6 / CLKOUT	System clock output
				P1.7 / T2	Counter 2 input
V <sub>SS</sub>	38	34	_	Ground (0 V)	
V <sub>CC</sub>	37, 68	33, 69	_	Supply voltage during normal, idle, a	nd power-down operation.

<sup>\*)</sup> I = Input O = Output

Table 1-1
Pin Definitions and Functions (cont'd)

Symbol	Pin Number P-LCC- 68	Pin Number P-MQFP- 80	I/O*)	Function
XTAL2	39	36	_	Input to the inverting oscillator amplifier and input to the internal clock generator circuits.  To drive the device from an external clock source, XTAL2 should be driven, while XTAL1 is left unconnected. Minimum and maximum high and low times as well as rise/fall times specified in the AC characteristics must be observed.
XTAL1	40	37	_	XTAL1 Output of the inverting oscillator amplifier.
P2.0-P2.7	41-48	38-45	I/O	is an 8-bit quasi-bidirectional I/O port with internal pullup resistors. Port 2 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 2 pins being externally pulled low will source current ( <i>I</i> <sub>IL</sub> , in the DC characteristics) because of the internal pullup resistors. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pullup resistors when issuing 1's. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 issues the contents of the P2 special function register.
PSEN	49	47	0	The Program Store Enable output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periods, except during external data memory accesses. The signal remains high during internal program execution.

<sup>\*)</sup> I = Input O = Output

Table 1-1
Pin Definitions and Functions (cont'd)

Symbol	Pin Number P-LCC- 68	Pin Number P-MQFP- 80	I/O*)	Function
ALE	50	48	0	The Address Latch enable output is used for latching the address into external memory during normal operation. It is activated every six oscillator periods, except during an external data memory access.
ĒΑ	51	49	I	External Access Enable When held high, the C515 executes instructions from the internal ROM (C515-1R) as long as the program counter is less than 2000 <sub>H</sub> . When held low, the C515 fetches all instructions from ext. program memory. For the C515-L this pin must be tied low.
P0.0-P0.7	52-59	52-59	I/O	Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application it uses strong internal pullup resistors when issuing 1's. Port 0 also outputs the code bytes during program verification in the C515-1R. External pullup resistors are required during program verification.
P5.ß-P5.7	67-60	67-60	I/O	Port 5 is an 8-bit quasi-bidirectional I/O port with internal pullup resistors. Port 5 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 5 pins being externally pulled low will source current ( $I_{\rm IL}$ , in the DC characteristics) because of the internal pullup resistors.
N.C.	_	2, 13, 14, 23, 32, 35, 46, 50, 51, 68, 70, 71	_	Not connected These pins of the P-MQFP-80 package must not be connected.

<sup>\*)</sup> I = Input O = Output

#### 2 Fundamental Structure

The C515 is fully compatible to the architecture of the standard 8051/C501 microcontroller family. While maintaining all architectural and operational characteristics of the C501, the C515 incorporates a 8-bit A/D converter, a timer 2 with capture/compare functions, as well as some enhancements in the Fail Save Mechanism unit. **Figure 2-1** shows a block diagram of the C515.




Figure 2-1
Block Diagram of the C515

#### 2.1 CPU

The C515 is efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and excels in its bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44% one-byte, 41% two-byte, and 15% three-byte instructions. With a 12 MHz external clock, 58% of the instructions execute in 1.0  $\mu$ s (24 MHz 500 ns).

The CPU (Central Processing Unit) of the C515 consists of the instruction decoder, the arithmetic section and the program control section. Each program instruction is decoded by the instruction decoder. This unit generates the internal signals controlling the functions of the individual units within the CPU. They have an effect on the source and destination of data transfers and control the ALU processing.

The arithmetic section of the processor performs extensive data manipulation and is comprised of the arithmetic/logic unit (ALU), an A register, B register and PSW register.

The ALU accepts 8-bit data words from one or two sources and generates an 8-bit result under the control of the instruction decoder. The ALU performs the arithmetic operations add, substract, multiply, divide, increment, decrement, BDC-decimal-add-adjust and compare, and the logic operations AND, OR, Exclusive OR, complement and rotate (right, left or swap nibble (left four)). Also included is a Boolean processor performing the bit operations as set, clear, complement, jump-if-not-set, jump-if-set-and-clear and move to/from carry. Between any addressable bit (or its complement) and the carry flag, it can perform the bit operations of logical AND or logical OR with the result returned to the carry flag.

The program control section controls the sequence in which the instructions stored in program memory are executed. The 16-bit program counter (PC) holds the address of the next instruction to be executed. The conditional branch logic enables internal and external events to the processor to cause a change in the program execution sequence.

#### **Accumulator**

ACC is the symbol for the accumulator register. The mnemonics for accumulator-specific instructions, however, refer to the accumulator simply as A.

#### **Program Status Word**

The Program Status Word (PSW) contains several status bits that reflect the current state of the CPU.

Reset Value: 00<sub>H</sub>

#### Special Function Register PSW (Address D0<sub>H</sub>)

Bit No.	MSB							LSB	
			• •	• •	D3 <sub>H</sub>		• •		_
D0 <sub>H</sub>	CY	AC	F0	RS1	RS0	OV	F1	Р	PSW

Bit	Function	Function				
СҮ	Carry Flag Used by ar	Carry Flag Used by arithmetic instruction.				
AC	Auxiliary C Used by in		vhich execute BCD operations.			
F0	General Pu	ırpose Flag				
RS1 RS0	Register Bank select control bits These bits are used to select one of the four register banks.					
	RS1	RS0	Function			
	0	0	Bank 0 selected, data address 00 <sub>H</sub> -07 <sub>H</sub>			
	0	1	Bank 1 selected, data address 08 <sub>H</sub> -0F <sub>H</sub>			
	1	0	Bank 2 selected, data address 10 <sub>H</sub> -17 <sub>H</sub>			
	1	1	Bank 3 selected, data address 18 <sub>H</sub> -1F <sub>H</sub>			
OV	Overflow Flag Used by arithmetic instruction.					
F1	General Pu	General Purpose Flag				
P	Set/cleare	Parity Flag Set/cleared by hardware after each instruction to indicate an odd/even number of "one" bits in the accumulator, i.e. even parity.				

#### **B** Register

The B register is used during multiply and divide and serves as both source and destination. For other instructions it can be treated as another scratch pad register.

#### **Stack Pointer**

The stack pointer (SP) register is 8 bits wide. It is incremented before data is stored during PUSH and CALL executions and decremented after data is popped during a POP and RET (RETI) execution, i.e. it always points to the last valid stack byte. While the stack may reside anywhere in the on-chip RAM, the stack pointer is initialized to  $07_{H}$  after a reset. This causes the stack to begin a location =  $08_{H}$  above register bank zero. The SP can be read or written under software control.

#### 2.2 CPU Timing

A machine cycle of the C515 consists of 6 states (12 oscillator periods). Each state is devided into a phase 1 half and a phase 2 half. Thus, a machine cycle consists of 12 oscillator periods, numbererd S1P1 (state 1, phase 1) through S6P2 (state 6, phase 2). Each state lasts for two oscillator periods. Typically, arithmetic and logic operations take place during phase 1 and internal register-to-register transfers take place during phase 2.

The diagrams in **figure 2-2** show the fetch/execute timing related to the internal states and phases. Since these internal clock signals are not user-accessible, the XTAL1 oscillator signals and the ALE (address latch enable) signal are shown for external reference. ALE is normally activated twice during each machine cycle: once during S1P2 and S2P1, and again during S4P2 and S5P1.

Executing of a one-cycle instruction begins at S1P2, when the op-code is latched into the instruction register. If it is a two-byte instruction, the second reading takes place during S4 of the same machine cycle. If it is a one-byte instruction, there is still a fetch at S4, but the byte read (which would be the next op-code) is ignored (discarded fetch), and the program counter is not incremented. In any case, execution is completed at the end of S6P2. **Figures 2-2 (a)** and **(b)** show the timing of a 1-byte, 1-cycle instruction and for a 2-byte, 1-cycle instruction.

Most C515 instructions are executed in one cycle. MUL (multiply) and DIV (divide) are the only instructions that take more than two cycles to complete; they take four cycles. Normally two code bytes are fetched from the program memory during every machine cycle. The only exception to this is when a MOVX instruction is executed. MOVX is a one-byte, 2-cycle instruction that accesses external data memory. During a MOVX, the two fetches in the second cycle are skipped while the external data memory is being addressed and strobed. **Figure 2-2 (c)** and **(d)** show the timing for a normal 1-byte, 2-cycle instruction and for a MOVX instruction.




Figure 2-2
Fetch Execute Sequence

#### 3 Memory Organization

The C515 CPU manipulates operands in the following four address spaces:

- up to 64 Kbyte of program memory (8K on-chip program memory for C515-1R)
- up to 64 Kbyte of external data memory
- 256 bytes of internal data memory
- a 128 byte special function register area

Figure 3-1 illustrates the memory address spaces of the C515.




Figure 3-1 C515 Memory Map

#### 3.1 Program Memory, "Code Space"

The C515-1R has 8 Kbytes of read-only program memory which can be externally expanded up to 64 Kbytes. If the  $\overline{\text{EA}}$  pin is held high, the C515-1R executes program code out of the internal ROM unless the program counter address exceeds 1FFF<sub>H</sub>. Address locations 2000<sub>H</sub> through FFFF<sub>H</sub> are then fetched from the external program memory. If the  $\overline{\text{EA}}$  pin is held low, the C515 fetches all instructions from the external 64K byte program memory.

#### 3.2 Data Memory, "Data Space"

The data memory address space consists of an internal and an external memory space. The internal data memory is divided into three physically separate and distinct blocks: the lower 128 bytes of RAM, the upper 128 bytes of RAM, and the 128 byte special function register (SFR) area. While the upper 128 bytes of data memory and the SFR area share the same address locations, they are accessed through different addressing modes. The lower 128 bytes of data memory can be accessed through direct or register indirect addressing; the upper 128 bytes of RAM can be accessed through register indirect addressing; the special function registers are accessible through direct addressing. Four 8-register banks, each bank consisting of eight 8-bit general-purpose registers, occupy locations 0 through 1F<sub>H</sub> in the lower RAM area. The next 16 bytes, locations 20<sub>H</sub> through 2F<sub>H</sub>, contain 128 directly addressable bit locations. The stack can be located anywhere in the internal RAM area, and the stack depth can be expanded up to 256 bytes.

The external data memory can be expanded up to 64 Kbyte and can be accessed by instructions that use a 16-bit or an 8-bit address.

#### 3.3 General Purpose Registers

The lower 32 locations of the internal RAM are assigned to four banks with eight general purpose registers (GPRs) each. Only one of these banks may be enabled at a time. Two bits in the program status word, RS0 (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in chapter 2). This allows fast context switching, which is useful when entering subroutines or interrupt service routines.

The 8 general purpose registers of the selected register bank may be accessed by register addressing. With register addressing the instruction op code indicates which register is to be used. For indirect addressing R0 and R1 are used as pointer or index register to address internal or external memory (e.g. MOV @R0).

Reset initializes the stack pointer to location 07<sub>H</sub> and increments it once to start from location 08<sub>H</sub> which is also the first register (R0) of register bank 1. Thus, if one is going to use more than one register bank, the SP should be initialized to a different location of the RAM which is not used for data storage.

#### 3.5 Special Function Registers

The registers, except the program counter and the four general purpose register banks, reside in the special function register area.

The 43 special function registers (SFRs) include pointers and registers that provide an interface between the CPU and the other on-chip peripherals. All SFRs with addresses where address bits 0-2 are 0 (e.g.  $80_{\text{H}}$ ,  $88_{\text{H}}$ ,  $90_{\text{H}}$ ,  $98_{\text{H}}$ , ...,  $F8_{\text{H}}$ ,  $FF_{\text{H}}$ ) are bitaddressable.

The SFRs of the C515 are listed in **table 3-1** and **table 3-2**. In **table 3-1** they are organized in groups which refer to the functional blocks of the C515. **Table 3-2** illustrates the contents of the SFRs in numeric order of their addresses.

Table 3-1 Special Function Registers - Functional Blocks

Block	Symbol	Name	Address	Contents after Reset
CPU	ACC B DPH DPL PSW SP SYSCON SYSCON <sup>4)</sup>	Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Program Status Word Register Stack Pointer System Control Register System Control Register	E0H <sup>1)</sup> F0H <sup>1)</sup> 83H 82H D0H <sup>1)</sup> 81H B1H	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 07 <sub>H</sub> XX1X XXXX <sub>B</sub> <sup>3)</sup> XXXX XXXX <sub>B</sub> <sup>3)</sup>
A/D- Converter	ADCON <sup>2)</sup> ADDAT DAPR	A/D Converter Control Register A/D Converter Data Register A/D Converter Program Register	<b>D8<sub>H</sub></b> 1) D9 <sub>H</sub> DA <sub>H</sub>	00X0 0000 <sub>B</sub> 3)
Interrupt System	IEN0 <sup>2)</sup> IEN1 <sup>2)</sup> P0 <sup>2)</sup> IP1 IRCON TCON <sup>2)</sup> T2CON <sup>2)</sup> SCON <sup>2)</sup>	Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Priority Register 0 Interrupt Priority Register 1 Interrupt Request Control Register Timer Control Register Timer 2 Control Register Serial Channel Control Register	A8H <sup>1)</sup> B8H <sup>1)</sup> A9H B9H C0H <sup>1)</sup> 88H <sup>1)</sup> C8H <sup>1)</sup>	00H 00H 00H X000 0000B <sup>3)</sup> XX00 0000B <sup>3)</sup> 00H 00H
Timer 0/ Timer 1	TCON <sup>2)</sup> TH0 TH1 TL0 TL1 TMOD	Timer 0/1 Control Register Timer 0, High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte Timer Mode Register	88 <sub>H</sub> 1) 8C <sub>H</sub> 8D <sub>H</sub> 8A <sub>H</sub> 8B <sub>H</sub> 89 <sub>H</sub>	00H 00H 00H 00H 00H
Compare/ Capture Unit / Timer 2	CCEN CCH1 CCH2 CCH3 CCL1 CCL2 CCL3 CRCH CRCL TH2	Comp./Capture Enable Reg. Comp./Capture Reg. 1, High Byte Comp./Capture Reg. 2, High Byte Comp./Capture Reg. 3, High Byte Comp./Capture Reg. 1, Low Byte Comp./Capture Reg. 2, Low Byte Comp./Capture Reg. 3, Low Byte Comp./Capture Reg. 3, Low Byte Com./Rel./Capt. Reg. High Byte Com./Rel./Capt. Reg. Low Byte Timer 2, High Byte	C1 <sub>H</sub> C3 <sub>H</sub> C5 <sub>H</sub> C7 <sub>H</sub> C2 <sub>H</sub> C4 <sub>H</sub> C6 <sub>H</sub> CB <sub>H</sub> CA <sub>H</sub> CD <sub>H</sub>	00H 00H 00H 00H 00H 00H 00H 00H 00H

<sup>1)</sup> Bit-addressable special function registers

<sup>2)</sup> This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

<sup>3) &</sup>quot;X" means that the value is undefined and the location is reserved

<sup>4)</sup> For C515-LN/1RN only

Table 3-1
Special Function Registers - Functional Blocks (cont'd)

Block	Symbol	Name	Address	Contents after Reset
Ports	TL2 T2CON <sup>2)</sup> P0 P1 P2 P3 P4 P5	Timer 2, Low Byte Timer 2 Control Register Port 0 Port 1 Port 2 Port 3 Port 4 Port 5	CC <sub>H</sub> C8 <sub>H</sub> <sup>1)</sup> 80 <sub>H</sub> <sup>1)</sup> 90 <sub>H</sub> <sup>1)</sup> A0 <sub>H</sub> <sup>1)</sup> B0 <sub>H</sub> <sup>1</sup> E8 <sub>H</sub> <sup>1)</sup> F8 <sub>H</sub> <sup>1)</sup>	00 <sub>H</sub> 00 <sub>H</sub> FF <sub>H</sub> FF <sub>H</sub> FF <sub>H</sub> FF <sub>H</sub> FF <sub>H</sub>
	P6	Port 6, Analog/Digital Input	DBH	_ ''
Serial Channel	ADCON <sup>2)</sup> PCON <sup>2)</sup> SBUF SCON <sup>2)</sup>	A/D Converter Control Register Power Control Register Serial Channel Buffer Register Serial Channel Control Register	<b>D8H</b> <sup>1</sup> 87H 99H <b>98H</b> <sup>1)</sup>	00X0 0000B <sup>3)</sup> 00H XXH <sup>3)</sup> 00H
Watchdog	IEN0 <sup>2)</sup> IEN1 <sup>2)</sup> IP0 <sup>2)</sup>	Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Priority Register 0	<b>A8<sub>H</sub><sup>1)</sup></b> <b>B8<sub>H</sub><sup>1)</sup></b> A9 <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> X000 0000 <sub>B</sub> 3)
Power Saving Modes	PCON <sup>2)</sup>	Power Control Register	87 <sub>H</sub>	00 <sub>H</sub>

<sup>1)</sup> Bit-addressable special function registers

<sup>2)</sup> This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

<sup>3) &</sup>quot;X" means that the value is undefined and the location is reserved

Table 3-2 Contents of the SFRs, SFRs in Numeric Order of their Addresses

Addr	Register	Content after Reset <sup>1)</sup>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
80H <sup>2)</sup>	P0	FFH	.7	.6	.5	.4	.3	.2	.1	.0
81 <sub>H</sub>	SP	07 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
82 <sub>H</sub>	DPL	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
83 <sub>H</sub>	DPH	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
87 <sub>H</sub>	PCON	00 <sub>H</sub>	SMOD	PDS	IDLS	SD	GF1	GF0	PDE	IDLE
87 <sub>H</sub>	PCON <sup>3)</sup>	00 <sub>H</sub>	SMOD	PDS	IDLS	_	GF1	GF0	PDE	IDLE
88H <sup>2)</sup>	TCON	00 <sub>H</sub>	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
89 <sub>H</sub>	TMOD	00 <sub>H</sub>	GATE	C/T	M1	MO	GATE	C/T	M1	MO
8A <sub>H</sub>	TL0	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
8B <sub>H</sub>	TL1	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
8C <sub>H</sub>	TH0	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
8D <sub>H</sub>	TH1	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
90H <sup>2)</sup>	P1	FFH	T2	CLK- OUT	T2EX	ĪNT2	INT6	INT5	INT4	ĪNT3
98H <sup>2)</sup>	SCON	00 <sub>H</sub>	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
99 <sub>H</sub>	SBUF	XX <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
A0 <sub>H</sub> <sup>2)</sup>	P2	FFH	.7	.6	.5	.4	.3	.2	.1	.0
A8H <sup>2)</sup>	IEN0	00 <sub>H</sub>	EAL	WDT	ET2	ES	ET1	EX1	ET0	EX0
A9 <sub>H</sub>	IP0	X000- 0000 <sub>B</sub>	_	WDTS	.5	.4	.3	.2	.1	.0
B0 <sub>H<sup>2)</sup></sub>	P3	FFH	RD	WR	T1	ТО	INT1	INT0	TxD	RxD
B1 <sub>H</sub>	SYSCON	X1XX XXXX <sub>B</sub>	_	_	EALE	_	_	_	_	_
B1 <sub>H</sub>	SYSCON	XXXX XXXXB <sup>4)</sup>	_	_	_	_	_	_	_	_
B8H <sup>2)</sup>	IEN1	00 <sub>H</sub>	EXEN2	SWDT	EX6	EX5	EX4	EX3	EX2	EADC
В9Н	IP1	XX00- 0000 <sub>B</sub>	_	_	.5	.4	.3	.2	.1	.0

<sup>1)</sup> X means that the value is undefined and the location is reserved

<sup>2)</sup> Bit-addressable special function registers3) For C515-LN/1RN only

<sup>4)</sup> This register is available without function in C515-LN/1RN

Table 3-2
Contents of the SFRs, SFRs in Numeric Order of their Addresses (cont'd)

Addr	Register	Content after Reset <sup>1)</sup>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
C0 <sub>H<sup>2)</sup></sub>	IRCON	00 <sub>H</sub>	EXF2	TF2	IEX6	IEX5	IEX4	IEX3	IEX2	IADC
C1 <sub>H</sub>	CCEN	00 <sub>H</sub>	COCA H3	COCAL 3	COCA H2	COCAL 2	COCA H1	COCAL 1	COCA H0	COCAL 0
C2 <sub>H</sub>	CCL1	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
C3 <sub>H</sub>	CCH1	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
C4 <sub>H</sub>	CCL2	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
C5 <sub>H</sub>	CCH2	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
C6 <sub>H</sub>	CCL3	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
C7 <sub>H</sub>	ССН3	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
C8H <sup>2)</sup>	T2CON	00 <sub>H</sub>	T2PS	I3FR	I2FR	T2R1	T2R0	T2CM	T2I1	T2I0
CAH	CRCL	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
CBH	CRCH	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
CCH	TL2	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
CDH	TH2	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
D0 <sub>H<sup>2)</sup></sub>	PSW	00 <sub>H</sub>	CY	AC	F0	RS1	RS0	OV	F1	Р
D8 <sub>H</sub> <sup>2)</sup>	ADCON	00X0- 0000B	BD	CLK	_	BSY	ADM	MX2	MX1	MX0
D9 <sub>H</sub>	ADDAT	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
DA <sub>H</sub>	DAPR	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
DBH	P6	_	.7	.6	.5	.4	.3	.2	.1	.0
E0 <sub>H<sup>2)</sup></sub>	ACC	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
E8H <sup>2)</sup>	P4	FFH	.7	.6	.5	.4	.3	.2	.1	.0
F0H <sup>2)</sup>	В	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
F8 <sub>H</sub> <sup>2)</sup>	P5	FFH	.7	.6	.5	.4	.3	.2	.1	.0

<sup>1)</sup> X means that the value is undefined and the location is reserved

<sup>2)</sup> Bit-addressable special function registers

#### 4 External Bus Interface

The C515 allows for external memory expansion. The functionality and implementation of the external bus interface is identical to the common interface for the 8051 architecture with one exception: if the C515 is used in systems with no external memory the generation of the ALE signal can be suppressed. Resetting bit EALE in SFR SYSCON register, the ALE signal will be gated off. This feature reduces RFI emissions of the system.

#### 4.1 Accessing External Memory

It is possible to distinguish between accesses to external program memory and external data memory or other peripheral components respectively. This distinction is made by hardware: accesses to external program memory use the signal  $\overline{\text{PSEN}}$  (program store enable) as a read strobe. Accesses to external data memory use  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  to strobe the memory (alternate functions of P3.7 and P3.6). Port 0 and port 2 (with exceptions) are used to provide data and address signals. In this section only the port 0 and port 2 functions relevant to external memory accesses are described.

Fetches from external program memory always use a 16-bit address. Accesses to external data memory can use either a 16-bit address (MOVX @DPTR) or an 8-bit address (MOVX @Ri).

#### 4.1.1 Role of P0 and P2 as Data/Address Bus

When used for accessing external memory, port 0 provides the data byte time-multiplexed with the low byte of the address. In this state, port 0 is disconnected from its own port latch, and the address/data signal drives both FETs in the port 0 output buffers. Thus, in this application, the port 0 pins are not open-drain outputs and do not require external pullup resistors.

During any access to external memory, the CPU writes FF<sub>H</sub> to the port 0 latch (the special function register), thus obliterating whatever information the port 0 SFR may have been holding.

Whenever a 16-bit address is used, the high byte of the address comes out on port 2, where it is held for the duration of the read or write cycle. During this time, the port 2 lines are disconnected from the port 2 latch (the special function register).

Thus the port 2 latch does not have to contain 1s, and the contents of the port 2 SFR are not modified.

If an 8-bit address is used (MOVX @Ri), the contents of the port 2 SFR remain at the port 2 pins throughout the external memory cycle. This will facilitate paging. It should be noted that, if a port 2 pin outputs an address bit that is a 1, strong pullups will be used for the entire read/write cycle and not only for two oscillator periods.




Figure 4-1
External Program Memory Execution

#### **4.1.2 Timing**

The timing of the external bus interface, in particular the relationship between the control signals ALE,  $\overline{\text{PSEN}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$  and information on port 0 and port 2, is illustrated in **figure 4-1 a)** and **b)**.

<u>Data memory</u>: in a write cycle, the data byte to be written appears on port 0 just before WR is

activated and remains there until after  $\overline{WR}$  is deactivated. In a read cycle, the incoming byte is accepted at port 0 before the read strobe is deactivated.

<u>Program memory</u>: Signal <u>PSEN</u> functions as a read strobe.

#### 4.1.3 External Program Memory Access

The external program memory is accessed under two conditions:

- whenever signal EA is active (low); or
- whenever the program counter (PC) content is greater than 1FFF<sub>H</sub>

When the CPU is executing out of external program memory, all 8 bits of port 2 are dedicated to an output function and must not be used for general-purpose I/O. The content of the port 2 SFR however is not affected. During external program memory fetches port 2 lines output the high byte of the PC, and during accesses to external data memory they output either DPH or the port 2 SFR (depending on whether the external data memory access is a MOVX @DPTR or a MOVX @Ri).

Since the C515-L has no internal program memory, accesses to program memory are always external, and port 2 is at all times dedicated to output the high-order address byte. This means that port 0 and port 2 of the C515-L can never be used as general-purpose I/O. This also applies to the C515-1R when it operates with only an external program memory.

#### 4.2 **PSEN**, Program Store Enable

The read strobe for external program memory fetches is  $\overline{PSEN}$ . It is not activated for internal program memory fetches. When the CPU is accessing external program memory,  $\overline{PSEN}$  is activated twice every instruction cycle (except during a MOVX instruction) no matter whether or not the byte fetched is actually needed for the current instruction. When  $\overline{PSEN}$  is activated its timing is not the same as for  $\overline{RD}$ . A complete  $\overline{RD}$  cycle, including activation and deactivation of ALE and  $\overline{RD}$ , takes 6 oscillator periods. A complete  $\overline{PSEN}$  cycle, including activation and deactivation of ALE and  $\overline{PSEN}$ , takes 3 oscillator periods. The execution sequence for these two types of read cycles is shown in **figure 4-1 a)** and **b)**.

#### 4.3 Overlapping External Data and Program Memory Spaces

In some applications it is desirable to execute a program from the same physical memory that is used for storing data. In the C515 the external program and data memory spaces can be combined by the logical-AND of  $\overline{\text{PSEN}}$  and  $\overline{\text{RD}}$ . A positive result from this AND operation produces a low active read strobe that can be used for the combined physical memory. Since the  $\overline{\text{PSEN}}$  cycle is faster than the  $\overline{\text{RD}}$  cycle, the external memory needs to be fast enough to adapt to the  $\overline{\text{PSEN}}$  cycle.

Reset Value: XX1XXXXR

#### 4.4 ALE, Address Latch Enable

The C515 allows to switch off the ALE output signal. If the internal ROM is used ( $\overline{EA}$ =1 and PC  $\leq$  1FFF<sub>H</sub>) and ALE is switched off by EALE=0, then, ALE will only go active during external data memory accesses (MOVX instructions). If  $\overline{EA}$ =0, the ALE generation is always enabled and the bit EALE has no effect.

After a hardware reset the ALE generation is enabled.

#### Special Function Register SYSCON (Address B1<sub>H</sub>)

Bit No.	MSB							LSB	
	7	6	5	4	3	2	1	0	
B1 <sub>H</sub>	_	_	EALE	_	_	_	_	_	SYSCON

Bit	Function
EALE	Enable ALE output  EALE = 0: ALE generation is disabled; disables ALE signal generation during internal code memory accesses (EA=1). With EA=1, ALE is automatically generated at MOVX instructions.  EALE = 1: ALE generation is enabled  If EA=0, the ALE generation is always enabled and the bit EALE has no effect on the ALE generation.
_	Reserved bits for future use, read by CPU returns undefined values.

Note: The ALE swicth-off feature is available in C515-LM/1RM versions only. In case of the C515-LN/1RN versions, the SYSCON register is present without function.

#### 4.5 Enhanced Hooks Emulation Concept

The Enhanced Hooks Emulation Concept of the C500 microcontroller family is a new, innovative way to control the execution of C500 MCUs and to gain extensive information on the internal operation of the controllers. Emulation of on-chip ROM based programs is possible, too.

Each C500 production chip has built-in logic for the support of the Enhanced Hooks Emulation Concept. Therefore, no costly bond-out chips are necessary for emulation. This also ensure that emulation and production chips are identical.

The Enhanced Hooks Technology<sup>TM 1)</sup>, which requires embedded logic in the C500 allows the C500 together with an EH-IC to function similar to a bond-out chip. This simplifies the design and reduces costs of an ICE-system. ICE-systems using an EH-IC and a compatible C500 are able to emulate all operating modes of the different versions of the C500 microcontrollers. This includes emulation of ROM, ROM with code rollover and ROMless modes of operation. It is also able to operate in single step mode and to read the SFRs after a break.




Figure 4-2
Basic C500 MCU Enhanced Hooks Concept Configuration

Port 0, port 2 and some of the control lines of the C500 based MCU are used by Enhanced Hooks Emulation Concept to control the operation of the device during emulation and to transfer informations about the program execution and data transfer between the external emulation hardware (ICE-system) and the C500 MCU.

<sup>1 &</sup>quot;Enhanced Hooks Technology" is a trademark and patent of Metalink Corporation licensed to Siemens.

#### 4.6 ROM Protection for the C515

The C515-1R allows to protect the contents of the internal ROM against unauthorized read out. The type of ROM protection (protected or unprotected) is fixed with the ROM mask. Therefore, the customer of a C515-1R version has to define whether ROM protection has to be selected or not.

The C515-1R devices, which operate from internal ROM, are always checked for correct ROM contents during production test. Therefore, unprotected as well as protected ROMs must provide a procedure to verify the ROM contents. In ROM verification mode 1, which is used to verify unprotected ROMs, a ROM address is applied externally to the C515-1R and the ROM data byte is output at port 0. ROM verification mode 2, which is used to verify ROM protected devices, operates different: ROM addresses are generated internally and the expected data bytes must be applied externally to the device (by the manufacturer or by the customer) and are compared internally with the data bytes from the ROM. After 16 byte verify operations the state of the P3.5 pin shows whether the last 16 bytes have been verified correctly.

This mechanism provides a very high security of ROM protection. Only the owner of the ROM code and the manufacturer who know the contents of the ROM can read out and verify it with less effort.

The behaviour of the move code instruction, when the code is executed from the external ROM, is in such a way that accessing a code byte from a protected on-chip ROM address is not possible. In this case the state of the  $\overline{\text{EA}}$  pin is always latched with the rising edge of  $\overline{\text{RESET}}$  and the byte accessed will be invalid.

#### 4.6.1 Unprotected ROM Mode

If the ROM is unprotected, the ROM verification mode 1 as shown in **figure 4-3** is used to read out the contents of the ROM. The AC timing characteristics of the ROM verification mode is shown in the AC specifications (chapter 10).




Figure 4-3 ROM Verification Mode 1

ROM verification mode 1 is selected if the inputs  $\overline{\text{PSEN}}$ , ALE,  $\overline{\text{EA}}$ , and RESET are put to the specified logic level. Then the 14-bit address of the internal ROM byte to be read is applied to the port 1 and port 2 lines. After a delay time, port 0 outputs the content of the addressed ROM cell. In ROM verification mode 1, the C515 must be provided with a system clock at the XTAL pins and pullup resistors on the port 0 lines.

#### 4.6.2 Protected ROM Mode

If the ROM is protected, the ROM verification mode 2 as shown in **figure 4-4** is used to verify the contents of the ROM. The detailed timing characteristics of the ROM verification mode is shown in the AC specifications (chapter 10).




Figure 4-4 ROM Verification Mode 2

ROM verification mode 2 is selected if the inputs  $\overline{\text{PSEN}}$ ,  $\overline{\text{EA}}$ , and ALE are put to the specified logic levels. With  $\overline{\text{RESET}}$  going inactive, the ROM verification mode 2 sequence is started. The C515 outputs an ALE signal with a period of 3 CLP and expects data bytes at port 0. The data bytes at port 0 are assigned to the ROM addresses in the following way:

1. Data Byte = content of internal ROM address 0000<sub>H</sub>
 2. Data Byte = content of internal ROM address 0001<sub>H</sub>
 3. Data Byte = content of internal ROM address 0002<sub>H</sub>
 :
 16. Data Byte = content of internal ROM address 000F<sub>H</sub>

The C515-1R does not output any address information during the ROM verification mode 2. The first data byte to be verified is always the byte which is assigned to the internal ROM address  $0000_{\mbox{H}}$  and is put onto the data bus with the first rising edge of ALE. With each following ALE pulse the ROM address pointer is internally incremented and the expected data byte for the next ROM address must be delivered externally.

Between two ALE pulses the data at port 0 is latched (at 3 CLP after ALE rising edge) and compared internally with the ROM content of the actual address. If an verify error is detected, the error

condition is stored internally. After each 16th data byte the cumulated verify result (pass or fail) of the last 16 verify operations is output at P3.5. This means that P3.5 stays at static level (low for fail and high for pass) during the 16 bytes are checked. In ROM verification mode 2, the C515 must be provided with a system clock at the XTAL pins.

Figure 4-5 shows an application example of an external circuitry which allows to verify a protected ROM inside the C515-1R in ROM verification mode 2. With RESET going inactive, the C515-1R starts the ROM verify sequence. Its ALE is clocking a 13-bit address counter. This counter generates the addresses for an external EPROM which is programmed with the contents of the internal (protected) ROM. The verify detect logic typically displays the pass/fail information of the verify operation. P3.5 can be latched with the falling edge of ALE.

When the last byte of the internal ROM has been handled, the C515-1R starts generating a PSEN signal. This signal or the CY signal of the address counter indicate to the verify detect logic the end of the internal ROM verification.




Figure 4-5
ROM Verification Mode 2 - External Circuitry Example

#### 5 Reset and System Clock Operation

#### 5.1 Hardware Reset Operation

The hardware reset function incorporated in the C515 allows for an easy automatic start-up at a minimum of additional hardware and forces the controller to a predefined default state. The hardware reset function can also be used during normal operation in order to restart the device. This is particularly done when the power-down mode is to be terminated.

Additional to the hardware reset, which is applied externally to the C515, there exists another internal reset source, the watchdog timer. This chapter deals only with the external hardware reset.

The reset input is an active low input. An internal Schmitt trigger is used at the input for noise rejection. Since the reset is synchronized internally, the RESET pin must be held low for at least two machine cycles (24 oscillator periods) while the oscillator is running. With the oscillator running the internal reset is executed during the second machine cycle and is repeated every cycle until RESET goes high again.

During reset, pins ALE and PSEN are configured as inputs and should not be stimulated or driven externally. (An external stimulation at these lines during reset activates several test modes which are reserved for test purposes. This in turn may cause unpredictable output operations at several port pins).

At the reset pin, a pullup resistor is internally connected to  $V_{\rm CC}$  to allow a power-up reset with an external capacitor only. An automatic power-up reset can be obtained when  $V_{\rm CC}$  is applied by connecting the reset pin to  $V_{\rm SS}$  via a capacitor. After  $V_{\rm CC}$  has been turned on, the capacitor must hold the voltage level at the reset pin for a specific time to effect a complete reset.

The time required for a reset operation is the oscillator start-up time plus 2 machine cycles, which, under normal conditions, must be at least 10 - 20 ms for a crystal oscillator. This requirement is typically met using a capacitor of 4.7 to 10  $\mu$ F. The same considerations apply if the reset signal is generated externally (**figure 5-1 b**). In each case it must be assured that the oscillator has started up properly and that at least two machine cycles have passed before the reset signal goes inactive.




Figure 5-1 Reset Circuitries

A correct reset leaves the processor in a defined state. The program execution starts at location  $0000_H$ . After reset is internally accomplished the port latches are set to  $FF_H$ . This leaves port 0 floating, since it is an open drain port when not used as data/address bus. All other I/O port lines (ports 1 to 5) output a one (1). Port 6 is an input-only port. It has no internal latch and therefore the contents of the special function registers P6 depend on the levels applied to port 6.

The content of the internal RAM of the C515 is not affected by a reset. After power-up the content is undefined, while it remains unchanged during a reset if the power supply is not turned off.

#### 5.2 Hardware Reset Timing

This section describes the timing of the hardware reset signal.

The input pin RESET is sampled once during each machine cycle. This happens in state 5 phase 2. Thus, the external reset signal is synchronized to the internal CPU timing. When the reset is found active (low level) the internal reset procedure is started. It needs two complete machine cycles to put the complete device to its correct reset state, i.e. all special function registers contain their default values, the port latches contain 1's etc. Note that this reset procedure is also performed if there is no clock available at the device. (This is done by the oscillator watchdog, which provides an auxiliary clock for performing a perfect reset without clock at the XTAL1 and XTAL2 pins). The RESET signal must be active for at least one machine cycle; after this time the C515 remains in its reset state as long as the signal is active. When the signal goes inactive this transition is recognized in the following state 5 phase 2 of the machine cycle. Then the processor starts its address output (when configured for external ROM) in the following state 5 phase 1. One phase later (state 5 phase 2) the first falling edge at pin ALE occurs.

**Figure 5-2** shows this timing for a configuration with  $\overline{EA} = 0$  (external program memory). Thus, between the release of the  $\overline{RESET}$  signal and the first falling edge at ALE there is a time period of at least one machine cycle but less than two machine cycles.




Figure 5-2 CPU Timing after Reset

#### 5.3 Oscillator and Clock Circuit

XTAL1 and XTAL2 are the output and input of a single-stage on-chip inverter which can be configured with off-chip components as a Pierce oscillator. The oscillator, in any case, drives the internal clock generator. The clock generator provides the internal clock signals to the chip. These signals define the internal phases, states and machine cycles.

Figure 5-3 shows the recommended oscillator circuit.




Figure 5-3
Recommended Oscillator Circuitry

In this application the on-chip oscillator is used as a crystal-controlled, positive-reactance oscillator (a more detailed schematic is given in **figure 5-4**). It is operated in its fundamental response mode as an inductive reactor in parallel resonance with a capacitor external to the chip. The crystal specifications and capacitances are non-critical. In this circuit 20 pF can be used as single capacitance at any frequency together with a good quality crystal. A ceramic resonator can be used in place of the crystal in cost-critical applications. If a ceramic resonator is used, the two capacitors normally have different values depending on the oscillator frequency. We recommend consulting the manufacturer of the ceramic resonator for value specifications of these capacitors.




Figure 5-4
On-Chip Oscillator Circuitry

To drive the C515 with an external clock source, the external clock signal has to be applied to XTAL2, as shown in **figure 5-5**. XTAL1 has to be left unconnected. A pullup resistor is suggested (to increase the noise margin), but is optional if  $V_{\rm OH}$  of the driving gate corresponds to the  $V_{\rm IH2}$  specification of XTAL2.





Figure 5-5
External Clock Source

Reset Value: 00X000000B

#### 5.4 System Clock Output

For peripheral devices requiring a system clock, the C515 provides a clock output signal derived from the oscillator frequency as an alternate output function on pin P1.6/CLKOUT. If bit CLK is set (bit 6 of special function register ADCON), a clock signal with 1/12 of the oscillator frequency is gated to pin P1.6/CLKOUT. To use this function the port pin must be programmed to a one (1), which is also the default after reset.

#### Special Function Register ADCON (Address D8<sub>H</sub>)



The shaded bits are not used for clock output control.

Bit	Function
CLK	Clockout enable bit When set, pin P1.6/CLKOUT outputs the system clock which is 1/12 of the oscillator frequency.
_	Reserved bit for future use. Read by CPU returns undefined value.

The system clock is high during S3P1 and S3P2 of every machine cycle and low during all other states. Thus, the duty cycle of the clock signal is 1:6. Associated with a MOVX instruction the system clock coincides with the last state (S3) in which a  $\overline{RD}$  or  $\overline{WR}$  signal is active. A timing diagram of the system clock output is shown in **figure 5-6**.

Note: During slow-down operation the frequency of the CLKOUT signal is divided by 8.




Figure 5-6 Timing Diagram - System Clock Output

#### 6 On-Chip Peripheral Components

This chapter gives detailed information about all on-chip peripherals of the C515 except for the integrated interrupt controller, which is described separately in **chapter 7**.

#### 6.1 Parallel I/O

The C515 has six 8-bit I/O ports and one 8-bit input port for analog/digital input. Port 0 is an open-drain bidirectional I/O port, while ports 1 to 5 are quasi-bidirectional I/O ports with internal pullup resistors. That means, when configured as inputs, ports 1 to 5 will be pulled high and will source current when externally pulled low. Port 0 will float when configured as input.

The output drivers of port 0 and 2 and the input buffers of port 0 are also used for accessing external memory. In this application, port 0 outputs the low byte of the external memory address, time multiplexed with the byte being written or read. Port 2 outputs the high byte of the external memory address when the address is 16 bits wide. Otherwise, the port 2 pins continue emitting the P2 SFR contents. In this function, port 0 is not an open-drain port, but uses a strong internal pullup FET.

#### 6.1.1 Port Structures

The C515 generally allows digital I/O on 48 lines grouped into 6 bidirectional C501 compatible 8-bit ports and one 8-bit analog/digital input port. Each port bit (except port 6) consists of a latch, an output driver and an input buffer. Read and write accesses to the I/O ports P0 to P5 are performed via their corresponding special function registers. Depending on the specific ports, multiple functions are assigned to the port pins. These alternate functions of the port pins are listed in **table 6-1**.

When port 6 is used as analog input, an analog channel is switched to the A/D converter through a 3-bit multiplexer, which is controlled by three bits in SFR ADCON (see **chapter 6.4**). Port 6 lines may also be used as digital inputs. In this case they are addressed as an input port via SFR P6. Since port 6 has no internal latch, the contents of SFR P6 only depends on the levels applied to the input lines. It makes no sense to output a value to these input-only port by writing to the SFR P6. This will have no effect.

# **SIEMENS**

Table 6-1
Alternate Functions of Port 1 and 3

Port	Alternate Functions	Description
P1.0	ĪNT3 / CC0	External Interrupt 3 input / Capture/compare 0 input/output
P1.1	INT4 / CC1	External Interrupt 4 input / Capture/compare 1 input/output
P1.2	INT5 / CC2	External Interrupt 5 input / Capture/compare 2 input/output
P1.3	INT6 / CC3	External Interrupt 6 input / Capture/compare 3 input/output
P1.4	ĪNT2	External Interrupt 2 input
P1.5	T2EX	Timer 2 external reload/trigger input
P1.6	CLKOUT	System clock output
P1.7	T2	Timer 2 external count input
P3.0	RxD	Serial port's receiver data input (asynchronous) or data input/output (synchronous)
P3.1	TxD	Serial port's transmitter data output (asynchronous)
		or data clock output (synchronous)
P3.2	ĪNT0	External interrupt 0 input, timer 0 gate control
P3.3	ĪNT1	External interrupt 1 input, timer 1 gate control
P3.4	T0	Timer 0 external count input
P3.5	T1	Timer 1 external count input
P3.6	WR	External data memory write strobe
P3.7	RD	External data memory read strobe

#### 6.1.2 Standard I/O Port Circuitry

**Figure 6-1** shows a functional diagram of a typical bit latch and I/O buffer, which is the core of each of the six I/O-ports. The bit latch (one bit in the port's SFR) is represented as a type-D flip-flop, which will clock in a value from the internal bus in response to a "write-to-latch" signal from the CPU. The Q output of the flip-flop is placed on the internal bus in response to a "read-latch" signal from the CPU. The level of the port pin itself is placed on the internal bus in response to a "read-pin" signal from the CPU. Some instructions that read from a port (i.e. from the corresponding port SFR P0 to P4) activate the "read-latch" signal, while others activate the "read-pin" signal.




Figure 6-1
Basic Structure of a Port Circuitry

The output drivers of port 1 to 5 have internal pullup FET's (see **figure 6-2**). Each I/O line can be used independently as an input or output. To be used as an input, the port bit stored in the bit latch must contain a one (1) (that means for **figure 6-2**:  $\overline{\mathbb{Q}}$ =0), which turns off the output driver FET n1. Then, for ports 1 to 5 the pin is pulled high by the internal pullups, but can be pulled low by an external source. When externally pulled low the port pins source current ( $I_{\text{IL}}$  or  $I_{\text{TL}}$ ). For this reason these ports are called "quasi-bidirectional".




Figure 6-2
Basic Output Driver Circuit of Ports 1 to 5

#### 6.1.2.1 Port 0 Circuitry

Port 0, in contrast to ports 1 to 4, is considered as "true" bidirectional, because the port 0 pins float when configured as inputs. Thus, this port differs in not having internal pullups. The pullup FET in the P0 output driver (see **figure 6-3**) is used only when the port is emitting 1's during the external memory accesses. Otherwise, the pullup is always off. Consequently, P0 lines that are used as output port lines are open drain lines. Writing a "1" to the port latch leaves both output FETs off and the pin floats. In that condition it can be used as high-impedance input. If port 0 is configured as general I/O port and has to emit logic high-level (1), external pullups are required.




Figure 6-3 Port 0 Circuitry

#### 6.1.2.2 Port 1, Port 3 to Port 5 Circuitry

The pins of ports 1, 3, 4, and 5 are multifunctional. They are port pins and also serve to implement special features as listed in **table 6-1**.

**Figure 6-4** shows a functional diagram of a port latch with alternate function. To pass the alternate function to the output pin and vice versa, however, the gate between the latch and driver circuit must be open. Thus, to use the alternate input or output functions, the corresponding bit latch in the port SFR has to contain a one (1); otherwise the pulldown FET is on and the port pin is stuck at 0. After reset all port latches contain ones (1).




Figure 6-4 Ports 1, 3, 4 and 5

#### 6.1.2.3 Port 2 Circuitry

As shown in **figure 6-3** and below in **figure 6-5**, the output drivers of ports 0 and 2 can be switched to an internal address or address/data bus for use in external memory accesses. In this application they cannot be used as general purpose I/O, even if not all address lines are used externally. The switching is done by an internal control signal dependent on the input level at the  $\overline{EA}$  pin and/or the contents of the program counter. If the ports are configured as an address/data bus, the port latches are disconnected from the driver circuit. During this time, the P0/P2 SFR remains unchanged. Being an address/data bus, port 0 uses a pullup FET as shown in **figure 6-3**. When a 16-bit address is used, port 2 uses the additional strong pullups p1 (**figure 6-6**) to emit 1's for the entire external memory cycle instead of the weak ones (p2 and p3) used during normal port activity.




Figure 6-5
Port 2 Circuitry

If no external bus cycles are generated using data or code memory accesses, port 0 can be used for I/O functions.




Figure 6-6 Port 2 Pull-up Arrangement

Port 2 in I/O function works similar to the standard port driver circuitry (section 6.1.2.4) whereas in address output function it works similar to Port 0 circuitry.

#### 6.1.2.4 Detailed Output Driver Circuitry

In fact, the pullups mentioned before and included in **figure 6-2, 6-4** and **6-5** are pullup arrangements.

**Figure 6-7** shows the detailed output driver (pullup arrangement) circuit of the port 1 and 3 to 5 port lines. The basic circuitry of these ports is shown in **figure 6-4**. The pullup arrangement of these port lines has one n-channel pulldown FET and three pullup FETs:




Figure 6-7
Driver Circuit of Ports 1, 3 to 6

- The **pulldown FET n1** is of n-channel type. It is a very strong driver transistor which is capable of sinking high currents ( $I_{\text{OL}}$ ); it is only activated if a "0" is programmed to the port pin. A short circuit to  $V_{\text{CC}}$  must be avoided if the transistor is turned on, since the high current might destroy the FET. This also means that no "0" must be programmed into the latch of a pin that is used as input.
- The pullup FET p1 is of p-channel type. It is activated for two oscillator periods (S1P1 and S1P2) if a 0-to-1 transition is programmed to the port pin, i.e. a "1" is programmed to the port latch which contained a "0". The extra pullup can drive a similar current as the pulldown FET n1. This provides a fast transition of the logic levels at the pin.
- The pullup FET p2 is of p-channel type. It is always activated when a "1" is in the port latch, thus providing the logic high output level. This pullup FET sources a much lower current than p1; therefore the pin may also be tied to ground, e.g. when used as input with logic low input level.

## **SIEMENS**

- The **pullup FET p3** is of p-channel type. It is only activated if the voltage at the port pin is higher than approximately 1.0 to 1.5 V. This provides an additional pullup current if a logic high level shall be output at the pin (and the voltage is not forced lower than approximately 1.0 to 1.5 V). However, this transistor is turned off if the pin is driven to a logic low level, e.g when used as input. In this configuration only the weak pullup FET p2 is active, which sources the current  $I_{\rm IL}$ . If, in addition, the pullup FET p3 is activated, a higher current can be sourced ( $I_{\rm TL}$ ). Thus, an additional power consumption can be avoided if port pins are used as inputs with a low level applied. However, the driving capability is stronger if a logic high level is output.

The described activating and deactivating of the four different transistors translates into four states the pins can be:

- input low state (IL), p2 active only
- input high state (IH) = steady output high state (SOH) p2 and p3 active
- forced output high state (FOH), p1, p2 and p3 active
- output low state (OL), n1 active

If a pin is used as input and a low level is applied, it will be in IL state, if a high level is applied, it will switch to IH state.

If the latch is loaded with "0", the pin will be in OL state.

If the latch holds a "0" and is loaded with "1", the pin will enter FOH state for two cycles and then switch to SOH state. If the latch holds a "1" and is reloaded with a "1" no state change will occur.

At the beginning of power-on reset the pins will be in IL state (latch is set to "1", voltage level on pin is below of the trip point of p3). Depending on the voltage level and load applied to the pin, it will remain in this state or will switch to IH (=SOH) state.

If it is used as output, the weak pull-up p2 will pull the voltage level at the pin above p3's trip point after some time and p3 will turn on and provide a strong "1". Note, however, that if the load exceeds the drive capability of p2 ( $I_{\rm IL}$ ), the pin might remain in the IL state and provide a week "1" until the first 0-to-1 transition on the latch occurs. Until this the output level might stay below the trip point of the external circuitry.

The same is true if a pin is used as bidirectional line and the <u>external</u> circuitry is switched from output to input when the pin is held at "0" and the load then exceeds the p2 drive capabilities.

If the load exceeds  $I_{\rm IL}$  the pin can be forced to "1" by writing a "0" followed by a "1" to the port pin.

#### 6.1.3 Port Timing

When executing an instruction that changes the value of a port latch, the new value arrives at the latch during S6P2 of the final cycle of the instruction. However, port latches are only sampled by their output buffers during phase 1 of any clock period (during phase 2 the output buffer holds the value it noticed during the previous phase 1). Consequently, the new value in the port latch will not appear at the output pin until the next phase 1, which will be at S1P1 of the next machine cycle.

When an instruction reads a value from a port pin (e.g. MOV A, P1) the port pin is actually sampled in state 5 phase 1 or phase 2 depending on port and alternate functions. **Figure 6-8** illustrates this port timing. It must be noted that this mechanism of sampling once per machine cycle is also used if a port pin is to detect an "edge", e.g. when used as counter input. In this case an "edge" is detected when the sampled value differs from the value that was sampled the cycle before. Therefore, there must be met certain reqirements on the pulse length of signals in order to avoid signal "edges" not being detected. The minimum time period of high and low level is one machine cycle, which guarantees that this logic level is noticed by the port at least once.




Figure 6-8 Port Timing

## **SIEMENS**

#### 6.1.4 Port Loading and Interfacing

The output buffers of ports 1 to 5 can drive TTL inputs directly. The maximum port load which still guarantees correct logic output levels can be be looked up in the DC characteristics in the Data Sheet of the C515 or in chapter 10 of this User's Manual. The corresponding parameters are  $V_{\rm OL}$  and  $V_{\rm OH}$ .

The same applies to port 0 output buffers. They do, however, require external pullups to drive floating inputs, except when being used as the address/data bus.

When used as inputs it must be noted that the ports 1 to 5 are not floating but have internal pullup transistors. The driving devices must be capable of sinking a sufficient current if a logic low level shall be applied to the port pin (the parameters  $I_{\text{TL}}$  and  $I_{\text{IL}}$  in the DC characteristics specify these currents). Port 0 as well as port 1 programmed to analog input function, however, have floating inputs when used for digital input.

#### 6.1.5 Read-Modify-Write Feature of Ports 0 to 5

Some port-reading instructions read the latch and others read the pin. The instructions reading the latch rather than the pin read a value, possibly change it, and then rewrite it to the latch. These are called "read-modify-write"- instructions, which are listed in **table 6-2**. If the destination is a port or a port pin, these instructions read the latch rather than the pin. Note that all other instructions which can be used to read a port, exclusively read the port pin. In any case, reading from latch or pin, resp., is performed by reading the SFR P0, P2 and P3; for example, "MOV A, P3" reads the value from port 3 pins, while "ANL P3, #0AAH" reads from the latch, modifies the value and writes it back to the latch.

It is not obvious that the last three instructions in **table 6-2** are read-modify-write instructions, but they are. The reason is that they read the port byte, all 8 bits, modify the addressed bit, then write the complete byte back to the latch.

Table 6-2 "Read-Modify-Write"-Instructions

Instruction	Function					
ANL	Logic AND; e.g. ANL P1, A					
ORL	Logic OR; e.g. ORL P2, A					
XRL	ogic exclusive OR; e.g. XRL P3, A					
JBC	Jump if bit is set and clear bit; e.g. JBC P1.1, LABEL					
CPL	Complement bit; e.g. CPL P3.0					
INC	Increment byte; e.g. INC P4					
DEC	Decrement byte; e.g. DEC P5					
DJNZ	Decrement and jump if not zero; e.g. DJNZ P3, LABEL					
MOV Px.y,C	Move carry bit to bit y of port x					
CLR Px.y	Clear bit y of port x					
SETB Px.y	Set bit y of port x					

The reason why read-modify-write instructions are directed to the latch rather than the pin is to avoid a possible misinterpretation of the voltage level at the pin. For example, a port bit might be used to drive the base of a transistor. When a "1" is written to the bit, the transistor is turned on. If the CPU then reads the same port bit at the pin rather than the latch, it will read the base voltage of the transitor (approx. 0.7 V, i.e. a logic low level!) and interpret it as "0". For example, when modifying a port bit by a SETB or CLR instruction, another bit in this port with the above mentioned configuration might be changed if the value read from the pin were written back to th latch. However, reading the latch rater than the pin will return the correct value of "1".

#### 6.2 Timers/Counters

The C515 contains three general purpose 16-bit timers/counters, timer 0, 1, and 2, which are useful in many applications for timing and counting.

In "timer" function, the timer register is incremented every machine cycle. Thus one can think of it as counting machine cycles. Since a machine cycle consists of 12 oscillator periods, the counter rate is 1/12 of the oscillator frequency.

In "counter" function, the register is incremented in response to a 1-to-0 transition (falling edge) at its corresponding external input pin, T0 or T1 (alternate functions of P3.4 and P3.5, resp.). In this function the external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since it takes two machine cycles (24 oscillator periods) to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it must be held for at least one full machine cycle.

#### 6.2.1 Timer/Counter 0 and 1

Timer / counter 0 and 1 of the C515 are fully compatible with timer / counter 0 and 1 of the C501 and can be used in the same four operating modes:

Mode 0: 8-bit timer/counter with a divide-by-32 prescaler

Mode 1: 16-bit timer/counter

Mode 2: 8-bit timer/counter with 8-bit auto-reload

Mode 3: Timer/counter 0 is configured as one 8-bit timer/counter and one 8-bit timer; Timer/counter 1 in this mode holds its count. The effect is the same as setting TR1 = 0.

External inputs INTO and INT1 can be programmed to function as a gate for timer/counters 0 and 1 to facilitate pulse width measurements.

Each timer consists of two 8-bit registers (TH0 and TL0 for timer/counter 0, TH1 and TL1 for timer/counter 1) which may be combined to one timer configuration depending on the mode that is established. The functions of the timers are controlled by two special function registers TCON and TMOD.

In the following descriptions the symbols TH0 and TL0 are used to specify the high-byte and the low-byte of timer 0 (TH1 and TL1 for timer 1, respectively). The operating modes are described and shown for timer 0. If not explicity noted, this applies also to timer 1.

### 6.2.1.1 Timer/Counter 0 and 1 Registers

Totally six special function registers control the timer/counter 0 and 1 operation :

- TL0/TH0 and TL1/TH1 counter registers, low and high part
- TCON and TMOD control and mode select registers

Special Function Register TL0 (Address 8A<sub>H</sub>) Special Function Register TH0 (Address 8C<sub>H</sub>) Special Function Register TL1 (Address 8B<sub>H</sub>) Special Function Register TH1 (Address 8D<sub>H</sub>) Reset Value : 00<sub>H</sub> Reset Value : 00<sub>H</sub> Reset Value : 00<sub>H</sub> Reset Value : 00<sub>H</sub>

Bit No.	MSB 7	6	5	4	3	2	1	LSB 0	
8A <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0	TLO
••									]
8C <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0	TH0
0.0	7	0			0	_	_		]
8B <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0	TL1
8D <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0	TH1

Bit	Function						
TLx.7-0	Timer/counter 0/1 low register						
x=0-1	Operating Mode	Description					
	0	"TLx" holds the 5-bit prescaler value.					
	1	"TLx" holds the lower 8-bit part of the 16-bit timer/counter value.					
	2	"TLx" holds the 8-bit timer/counter value.					
	3	TL0 holds the 8-bit timer/counter value; TL1 is not used.					
THx.7-0	Timer/counter 0/1	high register					
x=0-1	Operating Mode	Description					
	0	"THx" holds the 8-bit timer/counter value.					
	1	"THx" holds the higher 8-bit part of the 16-bit timer/counter value					
	2	"THx" holds the 8-bit reload value.					
	3	TH0 holds the 8-bit timer value; TH1 is not used.					

Reset Value: 00H



## Special Function Register TCON (Address 88<sub>H</sub>)

Bit No.	MSB							LSB	
	7	6	5	4	3	2	1	0	
	8F <sub>H</sub>	8E <sub>H</sub>	8D <sub>H</sub>	8C <sub>H</sub>	8B <sub>H</sub>	8A <sub>H</sub>	89 <sub>H</sub>	88 <sub>H</sub>	_
88 <sub>H</sub>	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	TCON


The shaded bits are not used in controlling timer/counter 0 and 1.

Bit	Function				
TR0	Timer 0 run control bit Set/cleared by software to turn timer/counter 0 ON/OFF.				
TF0	Timer 0 overflow flag Set by hardware on timer/counter overflow. Cleared by hardware when processor vectors to interrupt routine.				
TR1	Timer 1 run control bit Set/cleared by software to turn timer/counter 1 ON/OFF.				
TF1 Timer 1 overflow flag Set by hardware on timer/counter overflow. Cleared by hardware when processor vectors to interrupt routine.					

Reset Value: 00H

# **SIEMENS**

## Special Function Register TMOD (Address 89<sub>H</sub>)



Bit	Function	Function						
GATE	Gating control When set, timer/counter "x" is enabled only while "INT x" pin is high and "TRx" control bit is set. When cleared timer "x" is enabled whenever "TRx" control bit is set.							
C/T	Set for o	•	elect bit eration (input from "Tx" input pin). peration (input from internal system clock).					
M1	Mode s	elect bits						
M0 <b>M1</b>		МО	Function					
	0	0	8-bit timer/counter: "THx" operates as 8-bit timer/counter "TLx" serves as 5-bit prescaler					
0		1	16-bit timer/counter. "THx" and "TLx" are cascaded; there is no prescaler					
	1	0	8-bit auto-reload timer/counter. "THx" holds a value which is to be reloaded into "TLx" each time it overflows					
1		1	Timer 0: TL0 is an 8-bit timer/counter controlled by the standard timer 0 control bits. TH0 is an 8-bit timer only controlled by timer 1 control bits. Timer 1: Timer/counter 1 stops					

#### 6.2.1.2 Mode 0

Putting either timer/counter 0,1 into mode 0 configures it as an 8-bit timer/counter with a divide-by-32 prescaler. **Figure 6-9** shows the mode 0 operation.

In this mode, the timer register is configured as a 13-bit register. As the count rolls over from all 1's to all 0's, it sets the timer overflow flag TF0. The overflow flag TF0 then can be used to request an interrupt. The counted input is enabled to the timer when TR0 = 1 and either Gate = 0 or  $\overline{\text{INT0}}$  = 1 (setting Gate = 1 allows the timer to be controlled by external input  $\overline{\text{INT0}}$ , to facilitate pulse width measurements). TR0 is a control bit in the special function register TCON; Gate is in TMOD.

The 13-bit register consists of all 8 bits of TH0 and the lower 5 bits of TL0. The upper 3 bits of TL0 are indeterminate and should be ignored. Setting the run flag (TR0) does not clear the registers.

Mode 0 operation is the same for timer 0 as for timer 1. Substitute TR0, TF0, TH0, TL0 and INTO for the corresponding timer 1 signals in **figure 6-9**. There are two different gate bits, one for timer 1 (TMOD.7) and one for timer 0 (TMOD.3).




Figure 6-9 Timer/Counter 0, Mode 0: 13-Bit Timer/Counter

#### 6.2.1.3 Mode 1

Mode 1 is the same as mode 0, except that the timer register is running with all 16 bits. Mode 1 is shown in **figure 6-10**.




Figure 6-10 Timer/Counter 0, Mode 1: 16-Bit Timer/Counter

#### 6.2.1.4 Mode 2

Mode 2 configures the timer register as an 8-bit counter (TL0) with automatic reload, as shown in **figure 6-11**. Overflow from TL0 not only sets TF0, but also reloads TL0 with the contents of TH0, which is preset by software. The reload leaves TH0 unchanged.




Figure 6-11 Timer/Counter 0,1, Mode 2: 8-Bit Timer/Counter with Auto-Reload

#### 6.2.1.5 Mode 3

Mode 3 has different effects on timer 0 and timer 1. Timer 1 in mode 3 simply holds its count. The effect is the same as setting TR1=0. Timer 0 in mode 3 establishes TL0 and TH0 as two seperate counters. The logic for mode 3 on timer 0 is shown in **figure 6-12**. TL0 uses the timer 0 control bits:  $C/\overline{T}$ , Gate, TR0,  $\overline{INT0}$  and TF0. TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1 from timer 1. Thus, TH0 now controls the "timer 1" interrupt.

Mode 3 is provided for applications requiring an extra 8-bit timer or counter. When timer 0 is in mode 3, timer 1 can be turned on and off by switching it out of and into its own mode 3, or can still be used by the serial channel as a baud rate generator, or in fact, in any application not requiring an interrupt from timer 1 itself.




Figure 6-12 Timer/Counter 0, Mode 3: Two 8-Bit Timers/Counters



#### 6.2.2 Timer/Counter 2 with Additional Compare/Capture/Reload

The timer 2 with additional compare/capture/reload features is one of the most powerful peripheral units of the C515. It can be used for all kinds of digital signal generation and event capturing like pulse generation, pulse width modulation, pulse width measuring etc.

Timer 2 is designed to support various automotive control applications (ignition/injection-control, anti-lock-brake ... ) as well as industrial applications (DC-, three-phase AC- and stepper-motor control, frequency generation, digital-to-analog conversion, process control ...). Please note that this timer is not equivalent to timer 2 of the C501.

The C515 timer 2 in combination with the compare/capture/reload registers allows the following operating modes:

Compare : up to 4 PWM signals with 65535 steps at maximum and 500 ns resolution

Capture : up to 4 high speed capture inputs with 500 ns resolution

Reload : modulation of timer 2 cycle time

The block diagram in **figure 6-13** shows the general configuration of timer 2 with the additional compare/capture/reload registers. The I/O pins which can used for timer 2 control are located as multifunctional port functions at port 1 (see **table 6-3**).

Table 6-3
Alternate Port Functions of Timer 2

Pin Symbol	Function
P1.0 / ĪNT3 / CC0	Compare output / capture input for CRC register
P1.1 / INT4 / CC1	Compare output / capture input for CC register 1
P1.2 / INT5 / CC2	Compare output / capture input for CC register 2
P1.3 / INT6 / CC3	Compare output / capture input for CC register 3
P1.5 / T2EX	External reload trigger input
P1.7 / T2	External count or gate input to timer 2




Figure 6-13 Timer 2 Block Diagram



## 6.2.2.1 Timer 2 Registers

This chapter describes all timer 2 related special function registers of timer 2. The interrupt related SFRs are also included in this section. **Table 6-4** summarizes all timer 2 SFRs.

Table 6-4
Special Function Registers of the Timer 2 Unit

Symbol	Description	Address
T2CON	Timer 2 control register	C8 <sub>H</sub>
TL2	Timer 2, low byte	CCH
TH2	Timer 2, high byte	CDH
CCEN	Compare / capture enable register	C1 <sub>H</sub>
CRCL	Compare / reload / capture register, low byte	CAH
CRCH	Compare / reload / capture register, high byte	CB <sub>H</sub>
CCL1	Compare / capture register 1, low byte	C2 <sub>H</sub>
CCH1	Compare / capture register 1, high byte	C3 <sub>H</sub>
CCL2	Compare / capture register 2, low byte	C4 <sub>H</sub>
CCH2	Compare / capture register 2, high byte	C5 <sub>H</sub>
CCL3	Compare / capture register 3, low byte	C6 <sub>H</sub>
CCH3	Compare / capture register 3, high byte	C7 <sub>H</sub>
IEN0	Interrupt enable register 0	A8 <sub>H</sub>
IEN1	Interrupt enable register 1	B8 <sub>H</sub>
IRCON	Interrupt control register	C0H

Reset Value: 00H

The T2CON timer 2 control register is a bitaddressable register which controls the timer 2 function and the compare mode of registers CRC, CC1 to CC3.

## Special Function Register T2CON (Address C8<sub>H</sub>)

Bit No.	MSB							LSB	
	7	6	5	4	3	2	1	0	
	CF <sub>H</sub>	CEH	CDH	$CC_{H}$	СВН	CA <sub>H</sub>	C9 <sub>H</sub>	C8 <sub>H</sub>	
C8 <sub>H</sub>	T2PS	I3FR	I2FR	T2R1	T2R0	T2CM	T2I1	T2I0	T2CON

The shaded bit is not used in controlling timer/counter 2.

Bit	Functio	Function						
T2PS	Prescaler select bit When set, timer 2 is clocked in the "timer" or "gated timer" function with 1/24 of the oscillator frequency. When cleared, timer 2 is clocked with 1/12 of the oscillator frequency. T2PS must be 0 for the counter operation of timer 2.							
I3FR	External interrupt 3 falling/rising edge flag Used for capture function in combination with register CRC. If set, a capture to register CRC (if enabled) will occur on a positive transition at pin P1.0 / INT3 / CC0.  If I3FR is cleared, a capture will occur on a negative transition.							
T2R1	Timer 2	reload mod	le sel	ection				
T2R0	T2R1	T2R0		Function				
	0	X		Reload disabled				
	1	0		Mode 0 : auto-reload upon timer 2 overflow (TF2)				
	1	1	Mode 1 : reload on falling edge at pin P1.5 / T2E					
T2CM				gisters CRC, CC1 through CC3 le 1 is selected. T2CM = 0 selects compare mode 0.				
T2I1	Timer 2	input select	tion					
T2I0	T2I1	T2I0	F	unction				
	0	0	N	o input selected, timer 2 stops				
	0	1		Timer function : input frequency = $f_{osc}/12$ (T2PS = 0) or $f_{osc}/24$ (T2PS = 1)				
	1	0	С	ounter function : external input signal at pin P1.7 / T2				
	1	1	G	ated timer function: input controlled by pin P1.7 / T2				

# On-Chip Peripheral Components C515

**SIEMENS** 

 $\begin{array}{lll} \text{Special Function Register TL2 (Address CC}_{H}) & \text{Reset Value}: 00_{H} \\ \text{Special Function Register TH2 (Address CD}_{H}) & \text{Reset Value}: 00_{H} \\ \text{Special Function Register CRCL (Address CB}_{H}) & \text{Reset Value}: 00_{H} \\ \text{Special Function Register CRCH (Address CB}_{H}) & \text{Reset Value}: 00_{H} \\ \end{array}$ 

Bit No.	MSB 7	6	5	4	3	2	1	LSB 0	
cc <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	LSB	TL2
$CD_{H}$	MSB	.6	.5	.4	.3	.2	.1	.0	TH2
CAH	.7	.6	.5	.4	.3	.2	.1	LSB	CRCL
СВН	MSB	.6	.5	.4	.3	.2	.1	.0	CRCH

Bit	Function				
TL2.7-0	Timer 2 value low byte The TL2 register holds the 8-bit low part of the 16-bit timer 2 count value.				
TH2.7-0	Timer 2 value high byte The TH2 register holds the 8-bit high part of the 16-bit timer 2 count value.				
CRCL.7-0	Compare / reload / capture register low byte CRCL is the 8-bit low byte of the 16-bit reload register of timer 2. It is also used for compare/capture functions.				
CRCH.7-0	Compare / reload / capture register high byte CRCH is the 8-bit high byte of the 16-bit reload register of timer 2. It is also used for compare/capture functions.				

Reset Value: 00H

Reset Value : 00H

Reset Value : 00H

Special Function Register IEN0 (Address A8<sub>H</sub>) Special Function Register IEN1 (Address B8<sub>H</sub>) Special Function Register IRCON (Address C0<sub>H</sub>)

Bit No.	MSB AF <sub>H</sub>	ΑΕ <sub>Η</sub>	AD <sub>H</sub>	AC <sub>H</sub>	AB <sub>H</sub>	AA <sub>H</sub>	A9 <sub>H</sub>	LSB A8 <sub>H</sub>	
A8 <sub>H</sub>	EAL	WDT	ET2	ES	ET1	EX1	ET0	EX0	IEN0
Bit No.	BF <sub>H</sub>	BE <sub>H</sub>	BD <sub>H</sub>	вс <sub>н</sub>	ВВН	BA <sub>H</sub>	B9 <sub>H</sub>	B8 <sub>H</sub>	
B8 <sub>H</sub>	EXEN2	SWDT	EX6	EX5	EX4	EX3	EX2	EADC	IEN1
Bit No.	C7 <sub>H</sub>	C6 <sub>H</sub>	C5 <sub>H</sub>	C4 <sub>H</sub>	C3 <sub>H</sub>	C2 <sub>H</sub>	C1 <sub>H</sub>	C0 <sub>H</sub>	
C0 <sub>H</sub>	EXF2	TF2	IEX6	IEX5	IEX4	IEX3	IEX2	IADC	IRCON

The shaded bits are not used in timer/counter 2 interrupt control.

Bit	Function				
ET2	Timer 2 overflow / external reload interrupt enable.  If ET2 = 0, the timer 2 interrupt is disabled.  If ET2 = 1, the timer 2 interrupt is enabled.				
EXEN2	Timer 2 external reload interrupt enable  If EXEN2 = 0, the timer 2 external reload interrupt is disabled.  If EXEN2 = 1, the timer 2 external reload interrupt is enabled. The external reload function is not affected by EXEN2.				
EXF2	Timer 2 external reload flag EXF2 is set when a reload is caused by a falling edge on pin T2EX while EXEN2 = 1. If ET2 in IEN0 is set (timer 2 interrupt enabled), EXF2 = 1 will cause an interrupt. EXF2 can be used as an additional external interrupt when the reload function is not used. EXF2 must be cleared by software.				
TF2	Timer 2 overflow flag Set by a timer 2 overflow and must be cleared by software. If the timer 2 interrupt is enabled, TF2 = 1 will cause an interrupt.				

# **SIEMENS**

Special Function	on Regis	ter CCE	N (Addr	ess C1 <sub>H</sub>	<sub>I</sub> )			Rese	Value : 00 <sub>H</sub>			
Bit No.	MSB							LSB				
	7	6	5	4	3	2	1	0				
С1н	СОСАНЗ	COCAL3	COCAH2	COCAL2	COCAH1	COCAL1	COCAH0	COCAL0	CCEN			

Bit	Function						
COCAH3 COCAL3	Compare/capture mode for CC register 3						
	COCAH3	COCAL3	Function				
	0	0	Compare/capture disabled				
	0	1	Capture on rising edge at pin P1.3 / INT6 / CC3				
	1	0	Compare enabled				
	1	1	Capture on write operation into register CCL3				
COCAH2	Compare/capture mode for CC register 2						
COCAL2	COCAH2	COCAL2	Function				
	0	0	Compare/capture disabled				
	0	1	Capture on rising edge at pin P1.2 / INT5 / CC2				
	1	0	Compare enabled				
	1	1	Capture on write operation into register CCL2				
COCAH1	Compare/capture mode for CC register 1						
COCAL1	COCAH1	COCAL1	Function				
	0	0	Compare/capture disabled				
	0	1	Capture on rising edge at pin P1.1 / INT4 / CC1				
	1	0	Compare enabled				
	1	1	Capture on write operation into register CCL1				
COCAH0	Compare/capture mode for CRC register						
COCAL0	COCAH0	COCAL0	Function				
	0	0	Compare/capture disabled				
	0	1	Capture on falling/rising edge at pin P1.0 / INT3 / CC0				
	1	0	Compare enabled				
	1	1	Capture on write operation into register CRCL				

#### 6.2.2.2 Timer 2 Operation

The timer 2, which is a 16-bit-wide register, can operate as timer, event counter, or gated timer. The detailed operation is described below.

#### **Timer Mode**

In timer function, the count rate is derived from the oscillator frequency. A prescaler offers the possibility of selecting a count rate of 1/12 or 1/24 of the oscillator frequency. Thus, the 16-bit timer register (consisting of TH2 and TL2) is either incremented in every machine cycle or in every second machine cycle. The prescaler is selected by bit T2PS in special function register T2CON. If T2PS is cleared, the input frequency is 1/12 of the oscillator frequency. if T2PS is set, the 2:1 prescaler gates 1/24 of the oscillator frequency to the timer.

#### **Gated Timer Mode**

In gated timer function, the external input pin P1.7 / T2 functions as a gate to the input of timer 2. If T2 is high, the internal clock input is gated to the timer. T2 = 0 stops the counting procedure. This facilitates pulse width measurements. The external gate signal is sampled once every machine cycle.

#### **Event Counter Mode**

In the counter function, the timer 2 is incremented in response to a 1-to-0 transition at its corresponding external input pin P1.7 / T2 In this function, the external input is sampled every machine cycle. When the sampled inputs show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the timer register in the cycle following the one in which the transition was detected. Since it takes two machine cycles (24 oscillator periods) to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it must be held for at least one full machine cycle.

Note: The prescaler must be off for proper counter operation of timer 2, i.e. T2PS must be 0.

In either case, no matter whether timer 2 is configured as timer, event counter, or gated timer, a rolling-over of the count from all 1's to all 0's sets the timer overflow flag TF2 in SFR IRCON, which can generate an interrupt.

If TF2 is used to generate a timer overflow interrupt, the request flag must be cleared by the interrupt service routine as it could be necessary to check whether it was the TF2 flag or the external reload request flag EXF2 which requested the interrupt. Both request flags cause the program to branch to the same vector address.

#### **Reload of Timer 2**

The reload mode for timer 2 is selected by bits T2R0 and T2R1 in SFR T2CON. **Figure 6-14** shows the configuration of timer 2 in reload mode.

- Mode 0 : When timer 2 rolls over from all I's to all 0's, it not only sets TF2 but also causes the timer 2 registers to be loaded with the 16-bit value in the CRC register, which is preset by software. The reload will happen in the same machine cycle in which TF2 is set, thus overwriting the count value  $0000_{\hbox{H}}$ .
- Mode 1: When a 16-bit reload from the CRC register is caused by a negative transition at the corresponding input pin T2EX/P1.5. In addition, this transition will set flag EXF2, if bit EXEN2 in SFR IEN1 is set. If the timer 2 interrupt is enabled, setting EXF2 will generate an interrupt. The external input pin T2EX is sampled in every machine cycle. When the sampling shows a high in one cycle and a low in the next cycle, a transition will be recognized. The reload of timer 2 registers will then take place in the cycle following the one in which the transition was detected.




Figure 6-14
Timer 2 in Reload Mode

#### 6.2.2.3 Compare Function of Registers CRC, CC1 to CC3

The compare function of a timer/register combination can be described as follows. The 16-bit value stored in a compare/capture register is compared with the contents of the timer register. If the count value in the timer register matches the stored value, an appropriate output signal is generated at a corresponding port pin, and an interrupt is requested.

The contents of a compare register can be regarded as 'time stamp' at which a dedicated output reacts in a predefined way (either with a positive or negative transition). Variation of this 'time stamp' somehow changes the wave of a rectangular output signal at a port pin. This may - as a variation of the duty cycle of a periodic signal - be used for pulse width modulation as well as for a continually controlled generation of any kind of square wave forms. Two compare modes are implemented to cover a wide range of possible applications.

The compare modes 0 and 1 are selected by bit T2CM in special function register T2CON. In both compare modes, the new value arrives at the port pin 1 within the same machine cycle in which the internal compare signal is activated.

The four registers CRC, CC1 to CC3 are multifunctional as they additionally provide a capture, compare or reload capability (the CRC register only). A general selection of the function is done in register CCEN. Please note that the compare interrupt CC0 can be programmed to be negative or positive transition activated. The internal compare signal (not the output signal at the port pin!) is active as long as the timer 2 contents is equal to the one of the appropriate compare registers, and it has a rising and a falling edge. Thus, when using the CRC register, it can be selected whether an interrupt should be caused when the compare signal goes active or inactive, depending on bit I3FR in T2CON. For the CC registers 1 to 3 an interrupt is always requested when the compare signal goes active (see **figure 6-16**).

#### 6.2.2.3.1 Compare Mode 0

In mode 0, upon matching the timer and compare register contents, the output signal changes from low to high. It goes back to a low level on timer overflow. As long as compare mode 0 is enabled, the appropriate output pin is controlled by the timer circuit only, and not by the user. Writing to the port will have no effect. **Figure 6-15** shows a functional diagram of a port latch in compare mode 0. The port latch is directly controlled by the two signals timer overflow and compare. The input line from the internal bus and the write-to-latch line are disconnected when compare mode 0 is enabled.

Compare mode 0 is ideal for generating pulse width modulated output signals, which in turn can be used for digital-to-analog conversion via a filter network or by the controlled device itself (e.g. the inductance of a DC or AC motor). Mode 0 may also be used for providing output clocks with initially defined period and duty cycle. This is the mode which needs the least CPU time. Once set up, the output goes on oscillating without any CPU intervention. **Figure 6-16** and **6-17** illustrate the function of compare mode 0.




Figure 6-15
Port Latch in Compare Mode 0




Figure 6-16
Timer 2 with Registers CCx in Compare Mode 0




Figure 6-17
Function of Compare Mode 0

#### 6.2.2.3.2 Modulation Range in Compare Mode 0

Generally it can be said that for every PWM generation in compare mode 0 with n-bit wide compare registers there are 2<sup>n</sup> different settings for the duty cycle. Starting with a constant low level (0%duty cycle) as the first setting, the maximum possible duty cycle then would be:

This means that a variation of the duty cycle from 0% to real 100% can never be reached if the compare register and timer register have the same length. There is always a spike which is as long as the timer clock period.

This "spike" may either appear when the compare register is set to the reload value (limiting the lower end of the modulation range) or it may occur at the end of a timer period. In a timer 2/CCx register configuration in compare mode 0 this spike is divided into two halves: one at the beginning when the contents of the compare register is equal to the reload value of the timer; the other half when the compare register is equal to the maximum value of the timer register (here: FFFF<sub>H</sub>). Please refer to **figure 6-18** where the maximum and minimum duty cycle of a compare output signal is illustrated. Timer 2 is incremented with the machine clock (fosc/12), thus at 24-MHz operational frequency, these spikes are both approx. 250 ns long.




Figure 6-18 Modulation Range of a PWM Signal, generated with a Timer 2/CCx Register Combination in Compare Mode 0\*

The following example shows how to calculate the modulation range for a PWM signal. To calculate with reasonable numbers, a reduction of the resolution to 8-bit is used. Otherwise (for the maximum resolution of 16-bit) the modulation range would be so severely limited that it would be negligible.

#### **Example:**

Timer 2 in auto-reload mode; contents of reload register CRC = FF00H

Restriction of modulation range =  $1/256 \times 2 \times 100\% = 0.195\%$ 

This leads to a variation of the duty cycle from 0.195% to 99.805% for a timer 2/CCx register configuration when 8 of 16 bits are used.

#### 6.2.2.3.3 Compare Mode 1

In compare mode 1, the software adaptively determines the transition of the output signal. It is commonly used when output signals are not related to a constant signal perlod (as in a standard PWM Generation) but must be controlled very precisely with high resolution and without jitter. In compare mode 1, both transitions of a signal can be controlled. Compare outputs in this mode can be regarded as high speed outputs which are independent of the CPU activity.

If compare mode 1 is enabled and the software writes to the appropriate output latch at the port, the new value will not appear at the output pin until the next compare match occurs. Thus, one can choose whether the output signal is to make a new transition (1-to-0 or 0-to-1, depending on the actual pinlevel) or should keep its old value at the time the timer 2 count matches the stored compare value.

**Figure 6-19** and **figure 6-20** show functional diagrams of the timer/compare register/port latch configuration in compare mode 1. In this function, the port latch consists of two separate latches. The upper latch (which acts as a "shadow latch") can be written under software control, but its value will only be transferred to the output latch (and thus to the port pin) in response to a compare match.

Note that the double latch structure is transparent as long as the internal compare signal is active. While the compare signal is active, a write operation to the port will then change both latches. This may become important when driving timer 2 with a slow external clock. In this case the compare signal could be active for many machine cycles in which the CPU could unintentionally change the contents of the port latch.

A read-modify-write instruction will read the user-controlled "shadow latch" and write the modified value back to this "shadow-latch". A standard read instruction will - as usual - read the pin of the corresponding compare output.




Figure 6-19
Port Latch in Compare Mode 1




Figure 6-20
Timer 2 with Registers CCx in Compare Mode 1

(CCx stands for CRC, CC1 to CC3, IEXx stands for IEX3 to IEX6)

#### 6.2.2.4 Using Interrupts in Combination with the Compare Function

The compare service of registers CRC, CC1, CC2 and CC3 is assigned to alternate output functions at port pins P1.0 to P1.3. Another option of these pins is that they can be used as external interrupt inputs. However, when using the port lines as compare outputs then the input line from the port pin to the interrupt system is disconnected (but the pin's level can still be read under software control). Thus, a change of the pin's level will not cause a setting of the corresponding interrupt flag. In this case, the interrupt input is directly connected to the (internal) compare signal thus providing a compare interrupt.

The compare interrupt can be used very effectively to change the contents of the compare registers or to determine the level of the port outputs for the next "compare match". The principle is, that the internal compare signal (generated at a match between timer count and register contents) not only manipulates the compare output but also sets the corresponding interrupt request flag. Thus, the current task of the CPU is interrupted - of course provided the priority of the compare interrupt is higher than the present task priority - and the corresponding interrupt service routine is called. This service routine then sets up all the necessary parameters for the next compare event.

#### Advantages when using compare interrupts

Firstly, there is no danger of unintentional overwriting a compare register before a match has been reached. This could happen when the CPU writes to the compare register without knowing about the actual timer 2 count.

Secondly, and this is the most interesting advantage of the compare feature, the output pin is exclusively controlled by hardware therefore completely independent from any service delay which in real time applications could be disastrous. The compare interrupt in turn is not sensitive to such delays since it loads the parameters for the next event. This in turn is supposed to happen after a suff icient space of time.

Please note two special cases where a program using compare interrupts could show a "surprising" behavior:

The first configuration has already been mentioned in the description of compare mode 1. The fact that the compare interrupts are transition activated becomes important when driving timer 2 with a slow external clock. In this case it should be carefully considered that the compare signal is active as long as the timer 2 count is equal to the contents of the corresponding compare register, and that the compare signal has a rising and a falling edge. Furthermore, the "shadow latches" used in compare mode 1 are transparent while the compare signal is active.

Thus, with a slow input clock for timer 2, the comparator signal is active for a long time (= high number of machine cycles) and therefore a fast interrupt controlled reload of the compare register could not only change the "shadow latch" - as probably intended - but also the output buffer.

When using the CRC, you can select whether an interrupt should be generated when the compare signal goes active or inactive, depending on the status of bit I3FR in T2CON.

Initializing the interrupt to be negative transition triggered is advisable in the above case. Then the compare signal is already inactive and any write access to the port latch just changes the contents of the "shadow-latch".

Please note that for CC registers 1 to 3 an interrupt is always requested when the compare signal goes active.

# On-Chip Peripheral Components C515

The second configuration which should be noted is when compare function is combined with negative transition activated interrupts. If the port latch of port P1.0 contains a 1, the interrupt request flags IEX3 will immediately be set after enabling the compare mode for the CRC register. The reason is that first the external interrupt input is controlled by the pin's level. When the compare option is enabled the interrupt logic input is switched to the internal compare signal, which carries a low level when no true comparison is detected. So the interrupt logic sees a 1-to-0 edge and sets the interrupt request flag.

An unintentional generation of an interrupt during compare initialization can be prevented If the request flag is cleared by software after the compare is activated and before the external interrupt is enabled.

#### 6.2.2.5 Capture Function

Each of the compare/capture registers CC1 to CC3 and the CRC register can be used to latch the current 16-bit value of the timer 2 registers TL2 and TH2. Two different modes are provided for this function. In mode 0, an external event latches the timer 2 contents to a dedicated capture register. In mode 1, a capture will occur upon writing to the low order byte of the dedicated 16-bit capture register. This mode is provided to allow the software to read the timer 2 contents "on-the-fly".

In mode 0, the external event causing a capture is:

- for CC registers 1 to 3: a positive transition at pins CC1 to CC3 of port 1

 for the CRC register: a positive or negative transition at the corresponding pin, depending on the status of the bit I3FR in SFR T2CON. If the edge flag is cleared, a capture occurs in response to a negative transition; If the

edge flag is set a capture occurs in response to a positive transition

at pin P1.0 / INT3 / CC0.

In both cases the appropriate port 1 pin is used as input and the port latch must be programmed to contain a one (1). The external input is sampled in every machine cycle. When the sampled input shows a low (high) level in one cycle and a high (low) in the next cycle, a transition is recognized. The timer 2 contents is latched to the appropriate capture register in the cycle following the one in which the transition was identified.

In <u>mode 0</u> a transition at the external capture inputs of registers CC1 to CC3 will also set the corresponding external interrupt request flags IEX3 to IEX6. If the interrupts are enabled, an external capture signal will cause the CPU to vector to the appropriate interrupt service routine.

In <u>mode 1</u> a capture occurs in response to a write instruction to the low order byte of a capture register. The write-to-register signal (e.g. write-to-CRCL) is used to initiate a capture. The value written to the dedicated capture register is irrelevant for this function. The timer 2 contents will be latched into the appropriate capture register in the cycle following the write instruction. In this mode no interrupt request will be generated.

**Figure 6-21** illustrates the operation of the CRC register, while **figure 6-22** shows the operation of the compare/capture registers 1 to 3.

The two capture modes can be established individually for each capture register by bits in SFR CCEN (compare/capture enable register). That means, in contrast to the compare modes, it is possible to simultaneously select mode 0 for one capture register and mode 1 for another register.




Figure 6-21 Timer 2 - Capture with Register CRC




Figure 6-22 Timer 2 - Capture with Registers CC1 to CC3

#### 6.3 Serial Interface

The serial port of the C515 is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the receive register (however, if the first byte still hasn't been read by the time reception of the second byte is complete, one of the bytes will be lost). The serial port receive and transmit registers are both accessed at special function register SBUF. Writing to SBUF loads the transmit register, and reading SBUF accesses a physically separate receive register.

The serial port can operate in 4 modes (one synchronous mode, three asynchronous modes). The baud rate clock for the serial port is derived from the oscillator frequency (mode 0, 2) or generated either by timer 1 or by a dedicated baud rate generator (mode 1, 3).

#### Mode 0, Shift Register (Synchronous) Mode:

Serial data enters and exits through RxD. TxD outputs the shift clock. 8 data bits are transmitted/received: (LSB first). The baud rate is fixed at 1/12 of the oscillator frequency. (See section 6.3.4 for more detailed information)

#### Mode 1, 8-Bit UART, Variable Baud Rate:

10 bits are transmitted (through TXD) or received (through RXD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in special function register SCON. The baud rate is variable. (See section 6.3.5 for more detailed information)

#### Mode 2, 9-Bit UART, Fixed Baud Rate:

11 bits are transmitted (through TXD) or received (through RXD): a start bit (0), 8 data bits (LSB first), a programmable 9th bit, and a stop bit (1). On transmit, the 9th data bit (TB8 in SCON) can be assigned to the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. On receive, the 9th data bit goes into RB8 in special function register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 of the oscillator frequency. (See section 6.3.6 for more detailed information)

#### Mode 3, 9-Bit UART, Variable Baud Rate:

11 bits are transmitted (through TXD) or received (through RXD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). In fact, mode 3 is the same as mode 2 in all respects except the baud rate. The baud rate in mode 3 is variable. (See section 6.3.6 for more detailed information)

In all four modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is initiated in mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1. The serial interfaces also provide interrupt requests when a transmission or a reception of a frame has completed. The corresponding interrupt request flags for serial interface 0 are TI or RI, resp. See chapter 7 of this user manual for more details about the interrupt structure. The interrupt request flags TI and RI can also be used for polling the serial interface 0 if the serial interrupt is not to be used (i.e. serial interrupt 0 not enabled).

#### 6.3.1 Multiprocessor Communication

Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received. The 9th one goes into RB8. Then a stop bit follows. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. A way to use this feature in multiprocessor systems is as follows.

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is beeing addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the incoming data bytes.

SM2 has no effect in mode 0. SM2 can be used in mode 1 to check the validity of the stop bit. In a mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

#### 6.3.2 Serial Port Registers

The serial port control and status register is the special function register SCON. This register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8 and RB8), and the serial port interrupt bits (TI and RI).

SBUF is the receive and transmit buffer of serial interface 0. Writing to SBUF loads the transmit register and initiates transmission. Reading out SBUF accesses a physically separate receive register.

Reset Value : 00<sub>H</sub> Reset Value : XX<sub>H</sub>

# **SIEMENS**

Special Function Register SCON (Address  $98_{\mbox{H}}$ ) Special Function Register SBUF (Address  $99_{\mbox{H}}$ )

Bit No.	MSB							LSB	
	9F <sub>H</sub>	9E <sub>H</sub>	9D <sub>H</sub>	9C <sub>H</sub>	9B <sub>H</sub>	9A <sub>H</sub>	99 <sub>H</sub>	98 <sub>H</sub>	_
98 <sub>H</sub>	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	SCON
	7	6	5	4	3	2	1	0	
99 <sub>H</sub>	'		Serial I	nterface	Buffer R	egister		ı	SBUF

Bit	Function	Function								
SM0	Serial p	Serial port 0 operating mode selection bits								
SM1	SM0	SM1	Selected operating mode							
	0	0	Serial mode 0 : Shift register, fixed baud rate (fosc/12)							
	0	1	Serial mode 1 : 8-bit UART, variable baud rate							
	1	0	Serial mode 2 : 9-bit UART, fixed baud rate ( $f_{\rm OSC}/32$ or $f_{\rm OSC}/64$ )							
	1	1	Serial mode 3 : 9-bit UART, variable baud rate							
SM2	In mode data bit	e 2 or 3, : (RB8) is	ort multiprocessor communication in modes 2 and 3 if SM2 is set to 1 then RI0 will not be activated if the received 9th s 0. In mode 1, if SM2 = 1 then RI will not be activated if a valid a received. In mode 0, SM2 should be 0.							
REN	Enables	Serial port receiver enable Enables serial reception. Set by software to enable serial reception. Cleared by software to disable serial reception.								
TB8	TB8 is t		smitter bit 9 ata bit that will be transmitted in modes 2 and 3. Set or cleared by sired.							
RB8	In mode	Serial port receiver bit 9 In modes 2 and 3, RB8 is the 9th data bit that was received. In mode 1, if SM2 = 0, RB8 is the stop bit that was received. In mode 0, RB8 is not used.								
TI	TI is se of the s	Serial port transmitter interrupt flag TI is set by hardware at the end of the 8th bit time in mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission. TI must be cleared by software.								
RI	RI is se	t by hard bit time	iver interrupt flag dware at the end of the 8th bit time in mode 0, or halfway through in the other modes, in any serial reception (exception see SM2). ared by software.							

Reset Value: 00X00000R

Reset Value: 000X0000B


#### 6.3.3 Baud Rate Generation

There are several possibilities to generate the baud rate clock for the serial port depending on the mode in which it is operating.

For clarification some terms regarding the difference between "baud rate clock" and "baud rate" should be mentioned. The serial interface requires a clock rate which is 16 times the baud rate for internal synchronization. Therefore, the baud rate generators have to provide a "baud rate clock" to the serial interface which - there divided by 16 - results in the actual "baud rate". However, all formulas given in the following section already include the factor and calculate the final baud rate. Further, the abrevation f<sub>OSC</sub> refers to the external clock frequency (oscillator or external input clock operation).

The baud rate of the serial port is controlled by two bits which are located in the special function registers as shown below.

### Special Function Register ADCON (Address D8<sub>H</sub>) Special Function Register PCON (Address 87<sub>H</sub>)



The shaded bits are not used in controlling the serial port baud rate.

1) This bit is available for C515-LM/1RM versions only.

Bit	Function
BD	Baud rate generator enable When set, the baud rate of serial interface 0 is derived from a dedicated prescaler. When cleared (default after reset), baud rate is derived from the timer 1 overflow rate.
SMOD	Double baud rate When set, the baud rate of the serial interface in modes 1, 2, and 3 is doubled. After reset this bit is cleared.

**Figure 6-23** shows the configuration for the baud rate generation of the serial port.




Figure 6-23
Baud Rate Generation for the Serial Port

Depending on the programmed operating mode different paths are selected for the baud rate clock generation. **Figure 6-23** shows the dependencies of the serial port 0 baud rate clock generation from the two control bits and from the mode which is selected in the special function register SCON.

#### 6.3.3.1 Baud Rate in Mode 0

The baud rate in mode 0 is fixed to:

Mode 0 baud rate = 
$$\frac{\text{oscillator frequency}}{12}$$

#### 6.3.3.2 Baud Rate in Mode 2

The baud rate in mode 2 depends on the value of bit SMOD in special function register PCON. If SMOD = 0 (which is the value after reset), the baud rate is 1/64 of the oscillator frequency. If SMOD = 1, the baud rate is 1/32 of the oscillator frequency.

Mode 2 baud rate = 
$$\frac{2^{\text{SMOD}}}{64}$$
 x oscillator frequency

#### 6.3.3.3 Baud Rate in Mode 1 and 3

In these modes the baud rate is variable and can be generated alternatively by a baud rate generator with a fixed prescaler or by timer 1.

#### 6.3.3.3.1 Using the Baud Rate Generator

In modes 1 and 3, the C515 can use the internal baud rate generator for the serial port. To enable this feature, bit BD (bit 7 of special function register ADCON) must be set. This baud rate generator divides the oscillator frequency by 2 x 39=78. Bit SMOD (PCON.7) also can be used to enable a divide by 2 prescaler. For baud rate calculation the baud rate clock must be further divided by 16. Therefore, at 12 MHz oscillator frequency, the commonly used baud rates 4800 baud (SMOD=0) and 9600 (SMOD=1) are available (with 0.16 % deviation). The baud rate is determined by SMOD and the oscillator frequency as follows:

Mode 1,3 baud rate = 
$$\frac{2^{\text{SMOD}}}{2496}$$
 x oscillator frequency

#### 6.3.3.3.2 Using Timer 1 to Generate Baud Rates

In mode 1 and 3 of the serial port also timer 1 can be used for generating baud rates. To enable this feature, bit BD (bit 7 of special function register ADCON) must be reset. Then the baud rate is determined by the timer 1 overflow rate and the value of SMOD as follows:

Mode 1, 3 baud rate = 
$$\frac{2^{SMOD}}{32}$$
 x (timer 1 overflow rate)

The timer 1 interrupt is usually disabled in this application. Timer 1 itself can be configured for either "timer" or "counter" operation, and in any of its operating modes. In most typical applications, it is configured for "timer" operation in the auto-reload mode (high nibble of TMOD =  $0010_B$ ). In this case the baud rate is given by the formula:

Mode 1, 3 baud rate = 
$$\frac{2^{SMOD} \times oscillator frequency}{32 \times 12 \times (256 - (TH1))}$$

Very low baud rates can be achieved with timer 1 if leaving the timer 1 interrupt enabled, configuring the timer to run as 16-bit timer (high nibble of  $TMOD = 0001_B$ ), and using the timer 1 interrupt for a 16-bit software reload.

**Table 6-5** lists various commonly used baud rates of the different modes. It also shows how these baud rates can be obtained using timer 1 in mode 1 or 3.

Table 6-5
Timer 1 generated Commonly used Baud Rates

Baud Rate		$f_{ m osc}$ (MHz)	SMOD	BD	Timer 1		
					Mode	Reload Value	
Mode 1, 3:	62.5 Kbaud	12.0	1	0	2	FFH	
	125 Kbaud	24.0	1	0	2	FFH	
	19.5 Kbaud	11.059	1	0	2	FDH	
	9.6 Kbaud	11.059	0	0	2	FD <sub>H</sub>	
	4.8 Kbaud	11.059	0	0	2	FAH	
	2.4 Kbaud	11.059	0	0	2	F4H	
	1.2 Kbaud	11.059	0	0	2	E8H	
	110 Baud	6.0	0	0	2	72 <sub>H</sub>	
	110 Baud	12.0	0	0	1	FEEBH	
	4.8 Kbaud	12.0	0	1	-	-	
	9.6 Kbaud	12.0	1	1	-	-	
	6.4 Kbaud	16.0	0	1	-	-	
	12.8 Kbaud	16.0	1	1	-	-	
	9.6 Kbaud	24.0	0	1	-	-	
	19.2 Kbaud	24.0	1	1	-	-	
Mode 0 :	1 Mbaud	12.0	-	-	-	-	
	1.33 Mbaud	16.0	-	-	-	-	
	2 Mbaud	24.0	-	-	-	-	
Mode 2 :	187.5 Kbaud	12.0	0	-	-	-	
	375 Kbaud	12.0	1	-	-	-	
	250 Kbaud	16.0	0	-	-	-	
	500 Kbaud	16.0	1	-	-	-	
	375 Kbaud	24.0	0	-	-	-	
	750 Kbaud	24.0	1	-	-	_	

#### 6.3.4 Details about Mode 0

Serial data enters and exists through RXD. TXD outputs the shift clock. 8 data bits are transmitted/received: (LSB first). The baud rate is fixed at  $f_{OSC}/12$ .

**Figure 6-24** shows a simplified functional diagram of the serial port in mode 0. The associated timing is illustrated in **figure 6-25**.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "Write-to-SBUF" signal at S6P2 also loads a 1 into the 9th position of the transmit shift register and tells the TX control block to commence a transmission. The internal timing is such that one full machine cycle will elapse between "Write-to-SBUF", and activation of SEND.

SEND enables the output of the shift register to the alternate output function line of P3.0, and also enables SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK is low during S3, S4, and S5 of every machine cycle, and high during S6, S1 and S2. At S6P2 of every machine cycle in which SEND is active, the contents of the transmit shift register are shifted one position to the right.

As data bits shift out to the right, zeroes come in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position, is just left of the MSB, and all positions to the left of that contain zeroes. This condition flags the TX control block to do one last shift and then deactivate SEND and set TI. Both of these actions occur at S1P1 of the 10th machine cycle after "Write-to-SBUF".

Reception is initiated by the condition REN = 1 and RI = 0. At S6P2 of the next machine cycle, the RX control unit writes the bits 1111 1110 to the receive shift register, and in the next clock phase activates RECEIVE.

RECEIVE enables SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK makes transitions at S3P1 and S6P1 of every machine cycle. At S6P2 of every machine cycle in which RECEIVE is active, the contents of the receive shift register are shifted one position to the left. The value that comes in from the right is the value that was sampled at the P3.0 pin at S5P2 of the same machine cycle.

As data bit comes in from the right, 1's shift out to the left. When the 0 that was initially loaded into the rightmost position arrives at the leftmost position in the shift register, it flags the RX control block to do one last shift and load SBUF. At S1P1 of the 10th machine cycle after the write to SCON that cleared RI, RECEIVE is cleared and RI is set.




Figure 6-24 Serial Interface, Mode 0, Functional Diagram




Figure 6-25
Serial Interface, Mode 0, Timing Diagram

#### 6.3.5 Details about Mode 1

Ten bits are transmitted (through TXD), or received (through RXD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in SCON. The baud rate is determined either by the timer 1 overflow rate or by the internal baud rate generator.

**Figure 6-26** shows a simplified functional diagram of the serial port in mode 1. The associated timings for transmit/receive are illustrated in **figure 6-27**.

Transmission is initiated by an instruction that uses SBUF as a destination register. The "Write-to-SBUF" signal also loads a 1 into the 9th bit position of the transmit shift register and flags the TX control unit that a transmission is requested. Transmission starts at the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the "Write-to-SBUF" signal).

The transmission begins with activation of SEND, which puts the start bit at TXD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TXD. The first shift pulse occurs one bit time after that.

As data bits shift out to the right, zeroes are clocked in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position is just to the left of the MSB, and all positions to the left of that contain zeroes. This condition flags the TX control unit to do one last shift and then deactivate  $\overline{\text{SEND}}$  and set TI. This occurs at the 10th divide-by-16 rollover after "Write-to-SBUF".

Reception is initiated by a detected 1-to-0 transition at RXD. For this purpose RXD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FF<sub>H</sub> is written into the input shift register, and reception of the rest of the frame will proceed.

The 16 states of the counter divide each bit time into 16ths. At the 7th, 8th and 9th counter states of each bit time, the bit detector samples the value of RXD. The value accepted is the value that was seen in at latest 2 of the 3 samples. This is done for the noise rejection. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. This is to provide rejection or false start bits. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the leftmost position in the shift register, (which in mode 1 is a 9-bit register), it flags the RX control block to do one last shift, load SBUF and RB8, and set RI. The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated.

- 1) RI = 0, and
- 2) either SM2 = 0, or the received stop bit = 1

If one of these two conditions is not met, the received frame is irretrievably lost. If both conditions are met, the stop bit goes into RB8, the 8 data bit goes into SBUF, and RI is activated. At this time, whether the above conditions are met or not, the unit goes back to looking for a 1-to-0 transition in RXD.




Figure 6-26 Serial Interface, Mode 1, Functional Diagram




Figure 6-27 Serial Interface, Mode 1, Timing Diagram

#### 6.3.6 Details about Modes 2 and 3

Eleven bits are transmitted (through TXD), or received (through RXD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB8) can be assigned the value of 0 or 1. On receive, the 9th data bit goes into RB8 in SCON. The baud rate is generated by either using timer 1 or the internal baud rate generator.

**Figure 6-28** shows a functional diagram of the serial port in modes 2 and 3. The receive portion is exactly the same as in mode 1. The transmit portion differs from mode 1 only in the 9th bit of the transmit shift register. The associated timings for transmit/receive are illustrated in **figure 6-29**.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "Write-to-SBUF" signal also loads TB8 into the 9th bit position of the transmit shift register and flags the TX control unit that a transmission is requested. Transmission starts at the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the "Write-to-SBUF" signal.)

The transmission begins with activation of SEND, which puts the start bit at TXD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TXD. The first shift pulse occurs one bit time after that. The first shift clocks a 1 (the stop bit) into the 9th bit position of the shift register. Thereafter, only zeroes are clocked in. Thus, as data bits shift out to the right, zeroes are clocked in from the left. When TB8 is at the output position of the shift register, then the stop bit is just to the left of TB8, and all positions to the left of that contain zeroes. This condition flags the TX control unit to do one last shift and then deactivate SEND and set TI. This occurs at the 11th divide-by-16 rollover after "Write-to-SBUF".

Reception is initiated by a detected 1-to-0 transition at RXD. For this purpose RXD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FF<sub>H</sub> is written to the input shift register.

At the 7th, 8th and 9th counter states of each bit time, the bit detector samples the value of RXD. The value accepted is the value that was seen in at least 2 of the 3 samples. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

As data bit come from the right, 1s shift out to the left. When the start bit arrives at the leftmost position in the shift register (which in modes 2 and 3 is a 9-bit register), it flags the RX control block to do one last shift, load SBUF and RB8, and to set RI. The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated:

- 1) RI = 0, and
- 2) Either SM2 = 0 or the received 9th data bit = 1

If either of these conditions is not met, the received frame is irretrievably lost, and RI is not set. If both conditions are met, the received 9th data bit goes into RB8, and the first 8 data bit goes into SBUF. One bit time later, whether the above conditions were met or not, the unit goes back to looking for a 1-to-0 transition at the RXD input.

Note that the value of the received stop bit is irrelevant to SBUF, RB8 or RI.




Figure 6-28 Serial Interface, Mode 2 and 3, Functional Diagram




Figure 6-29 Serial Interface, Mode 2 and 3, Timing Diagram

#### 6.4 A/D Converter

The C515 provides an A/D converter with the following features:

- 8 multiplexed input channels
- The possibility of using the analog inputs (port 6) also as digital inputs
- Programmable internal reference voltages (16 steps each) via resistor array
- 8-bit resolution within the selected reference voltage range
- Internal start-of-conversion trigger
- Interrupt request generation after each conversion

For the conversion, the method of successive approximation via capacitor array is used. The externally applied reference voltage range has to be held on a fixed value within the specifications (see section "A/D Converter Characteristics" in chapter 10). The internal reference voltages can be varied to reduce the reference voltage range of the A/D converter and thus to achieve a higher resolution. **Figure 6-30** shows a block diagram of the A/D converter.

#### 6.4.1 A/D Converter Operation

An internal start of a single A/D conversion is triggered by a write-to-DAPR instruction. When single conversion mode is selected (bit ADM=0) only one A/D conversion is performed. In continuous mode (bit ADM=1), after completion of an A/D conversion a new A/D conversion is triggered automatically until bit ADM is reset.

The busy flag BSY (ADCON.4) is automatically set when an A/D conversion is in progress. After completion of the conversion it is reset by hardware. This flag can be read only, a write has no effect. The interrupt request flag IADC (IRCON.0) is set when an A/D conversion is completed.

The bits MX0 to MX2 in special function register ADCON are used for selection of the analog input channel.

Port 6 is a dual purpose input port. If the input voltage meets the specified logic levels, it can also be used as digital inputs regardless of whether the pin levels are sampled by the A/D converter at the same time.




Figure 6-30 A/D Converter Block Diagram

#### 6.4.2 A/D Converter Registers

This section describes the bits/functions of the registers which are used by the A/D converter.

- ADCON (A/D converter control register)
- ADDAT (A/D converter data register)
- IEN1 and IRCON (A/D converter Interrupt control bits)
- DAPR (D/A converter program register) for the programmable reference voltages.

#### 6.4.2.1 A/D Converter Control Register ADCON

Special function register ADCON which is is used to set the operating modes, to check the status, and to select one of eight analog input channels.

### Special Function Register ADCON (Address D8<sub>H</sub>) ) Reset Value : 00X00000<sub>B</sub>

Bit No.	MSB							LSB	
	7	6	5	4	3	2	1	0	
D8 <sub>H</sub>	BD	CLK	ı	BSY	ADM	MX2	MX1	MX0	ADCON

The shaded bits are not used for A/D converter control.

Bit	Function								
BSY	Busy flag This flag indicates whether a conversion is in progress (BSY = 1). The flag is set by hardware during an A/D conversion and cleared by hardware when the conversion is completed.								
ADM	When set A/D conve	A/D conversion mode When set, a continuous A/D conversion is selected. If cleared during a running A/D conversion, the conversion is stopped after current conversion process is completed.							
MX2 - MX0	A/D converter input channel select bits Bits MX2-0 are used for selection of the analog input channels. The analog inputs are selected according to the following table:								
	MX2	MX1	MX0	Selected Analog Input					
	0	0	0	P6.0 / AIN0					
	0	0	1	P6.1 / AIN1					
	0	1	0	P6.2 / AIN2					
	0	1	1	P6.3 / AIN3					
	1	0	0	P6.4 / AIN4					
	1	0	1	P6.5 / AIN5					
	1	1	0	P6.6 / AIN6					
	1	1	1	P6.7 / AIN7					

Reset Value: 00H

Note: Generally, before entering the power-down mode, an A/D conversion in progress must be stopped. If a single A/D conversion is running, it must be terminated by polling the BSY bit or waiting for the A/D conversion interrupt. In continuous conversion mode, bit ADM must be cleared and the last A/D conversion must be terminated before entering the power-down mode.

A single A/D conversion is started by writing to SFR ADDAT with dummy data. A continuous conversion is started under the following conditions :

- By setting bit ADM during a running single A/D conversion
- By setting bit ADM when at least one A/D conversion has occured after the last reset operation.
- By writing ADDAT with dummy data after bit ADM has been set before (if no A/D conversion has occured after the last reset operation).

When bit ADM is reset by software in continuous conversion mode, the just running A/D conversion is stopped after its end.

#### 6.4.2.2 A/D Converter Data Register ADDAT

This register holds the result of the 8-bit conversion. The most significant bit of the 8-bit conversion result is bit 7 and the least significant bit is bit 0 of the ADDAT register. The data remains in ADDAT until it is overwritten by the next converted data. ADDAT can be read or written under software control. If the A/D converter of the C515 is not used, register ADDAT can be used as an additional general purpose register.

#### Special Function Register ADDAT (Address D9<sub>H</sub>)

Bit No.	MSB							LSB	
	7	6	5	4	3	2	1	0	_
D9 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0	ADDAT

Reset Value : 00<sub>H</sub> Reset Value : 00<sub>H</sub>



#### 6.4.2.3 A/D Converter Interrupt Control Bits in IEN1 and IRCON

The A/D converter interrupt is controlled by bits which are located in the SFRs IEN1 and IRCON.

Special Function Register IEN1 (Address B8<sub>H</sub>) Special Function Register IRCON (Address C0<sub>H</sub>)

LSB **MSB** Bit No.  $BE_H$  $BA_H$ B9<sub>H</sub> BF<sub>H</sub>  $BD_H$  $BC_H$  $BB_H$ B8<sub>H</sub> B8<sub>H</sub> EXEN2 **SWDT** EX6 EX5 EX3 **ECAN EADC** EX4 IEN1 C6<sub>H</sub> C<sub>3</sub>H C2<sub>H</sub> C<sub>1</sub>H C<sub>0</sub>H C7<sub>H</sub> C<sub>5</sub>H C4<sub>H</sub> **IRCON IADC** C<sub>0</sub>H IEX6 IEX5 IEX4 IEX3 IEX2 EXF2 TF2

The shaded bits are not used for A/D converter control.

Bit	Function
EADC	Enable A/D converter interrupt  If EADC = 0, the A/D converter interrupt is disabled.
IADC	A/D converter interrupt request flag Set by hardware at the end of an A/D conversion. Must be cleared by software.

Reset Value: 00H

#### 6.4.2.4 Programmable Reference Voltages of the A/D Converter (DAPR Register)

The C515 has two pins to which a reference voltage range for the on-chip A/D converter is applied (pin  $V_{\rm AREF}$  for the upper voltage and pin  $V_{\rm AGND}$  for the lower voltage). In contrast to conventional A/D converters it is now possible to use not only these externally applied reference voltages for the conversion but also internally generated reference voltages which are derived from the externally applied ones. For this purpose a resistor ladder provides 16 equidistant voltage levels between  $V_{\rm AREF}$  and  $V_{\rm AGND}$ . These steps can individually be assigned as upper and lower reference voltage for the converter itself. These internally generated reference voltages are called  $V_{\rm IntAREF}$  and  $V_{\rm IntAGND}$ . The internal reference voltage programming can be thought of as a programmable "D/A converter" which provides the voltages  $V_{\rm IntAREF}$  and  $V_{\rm IntAGND}$  for the A/D converter itself.

#### Special Function Register DAPR (Address DA<sub>H</sub>) )

Bit No.	MSB							LSB	
	7	6	5	4	3	2	1	0	
DA <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0	DAPR

Bit	Function
DAPR.74	Programming of $V_{\rm IntAREF}$ These bits are used for adjustment of the internal $V_{\rm IntAREF}$ voltage.
DAPR.30	Programming of $V_{\rm IntAGND}$ These bits are used for adjustment of the internal $V_{\rm IntAGND}$ voltage.

Any write-access to DAPR starts conversion.

The SFR DAPR is provided for programming the internal reference voltages  $V_{\rm IntAREF}$  and  $V_{\rm IntAGND}$ . For this purpose the internal reference voltages can be programmed in steps of 1/16 of the external reference voltages ( $V_{\rm AREF}-V_{\rm AGND}$ ) by four bits each in register DAPR. Bits 0 to 3 specify  $V_{\rm IntAGND}$ , while bits 4 to 7 specify  $V_{\rm IntAREF}$ . A minimum of 1 V difference is required between the internal reference voltages  $V_{\rm IntAREF}$  and  $V_{\rm IntAGND}$  for proper operation of the A/D converter. This means, for example, in the case where  $V_{\rm AREF}$  is 5 V and  $V_{\rm AGND}$  is 0 V, there must be at least four steps difference between the internal reference voltages  $V_{\rm IntAREF}$  and  $V_{\rm IntAGND}$ .

The values of  $V_{\text{IntAGND}}$  and  $V_{\text{IntAREF}}$  are given by the formulas:

$$V_{\text{IntAGND}} = V_{\text{AGND}} + \frac{\text{DAPR.3-.0}}{16} (V_{\text{AREF}} - V_{\text{AGND}})$$

with DAPR.3-.0 < C<sub>H</sub>;

$$V_{\text{IntAREF}} = V_{\text{AGND}} + \frac{\text{DAPR.7-.4}}{16} (V_{\text{AREF}} - V_{\text{AGND}})$$

with DAPR.7-.4 >  $3_H$ ;

DAPR.3-.0 is the contents of the low-order nibble, and DAPR.7-.4 the contents of the high-order nibble of DAPR.

If DAPR.3-.0 or DAPR.7-.4 = 0, the internal reference voltages correspond to the external reference voltages  $V_{\text{AGND}}$  and  $V_{\text{AREF}}$ , respectively.

If  $V_{\rm AINPUT} > V_{\rm IntAREF}$ , the conversion result is FF<sub>H</sub>, if  $V_{\rm AINPUT} < V_{\rm IntAGDN}$ , the conversion result is 00<sub>H</sub> ( $V_{\rm AINPUT}$  is the analog input voltage). If the external reference voltages  $V_{\rm AGND} = 0$  V and  $V_{\rm AREF} = +5$  V (with respect to  $V_{\rm SS}$  and  $V_{\rm CC}$ ) are applied, then the following internal reference voltages  $V_{\rm IntAGND}$  and  $V_{\rm IntAREF}$  shown in **table 6-6** can be adjusted via the special function register DAPR.

Table 6-6
Adjustable Internal Reference Voltages

Step	DAPR (.30) DAPR (.74)	$V_{IntAGND}$	$V_{IntAREF}$
0	0000	0.0	5.0
1	0001	0.3125	_
2	0010	0.625	_
3	0011	0.9375	_
4	0100	1.25	1.25
5	0101	1.5625	1.5625
6	0110	1.875	1.875
7	0111	2.1875	2.1875
8	1000	2.5	2.5
9	1001	2.8125	2.8125
10	1010	3.125	3.125
11	1011	3.4375	3.4375
12	1100	3.75	3.75
13	1101	_	4.0625
14	1110	_	4.375
15	1111	_	4.68754

The programmability of the internal reference voltages allows adjusting the internal voltage range to the range of the external analog input voltage or it may be used to increase the resolution of the converted analog input voltage by starting a second conversion with a compressed internal reference voltage range close to the previously measured analog value. **Figures 7-30** and **7-31** illustrate these applications.




Figure 6-31 Adjusting the Internal Reference Voltages within Range of the External Analog Input Voltages




Figure 6-32 Increasing the Resolution by a Second Conversion

### On-Chip Peripheral Components C515

# **SIEMENS**

The external reference voltage supply need only be applied when the A/D converter is used, otherwise the pins  $V_{\mathsf{AREF}}$  and  $V_{\mathsf{AGND}}$  may be left unconnected. The reference voltage supply has to meet some requirements concerning the level of  $V_{\mathsf{AGND}}$  and  $V_{\mathsf{AREF}}$  and the output impedance of the supply voltage (see also "A/D Converter Characteristics" in the data sheet).

- The voltage  $V_{\mathsf{AREF}}$  must meet the following specification :
  - $V_{\mathsf{AREF}} = V_{\mathsf{CC}} + 0.25 \, \mathsf{V}$
- The voltage  $V_{\mbox{\tiny AGND}}$  must meet a similar specification :
  - $V_{\mathsf{AGND}} = V_{\mathsf{SS}} \pm 0.2 \ \mathsf{V}$
- The differential output impedance of the analog reference supply voltage should be less than 1  $k\Omega$ .

If the above mentioned operating conditions are not met the accuracy of the converter may be decreased.

Furthermore, the analog input voltage  $V_{\mathsf{AINPUT}}$  must not exceed the range from  $(V_{\mathsf{AGND}} - 0.2 \; \mathsf{V})$  to  $(V_{\mathsf{AREF}} + 0.2 \; \mathsf{V})$ . Otherwise, a static input current might result at the corresponding analog input which will also affect the accuracy of the other input channels.

#### 6.4.3 A/D Conversion Timing

An A/D conversion is internally started by writing the SFR DAPR. A write to SFR DAPR will start a new conversion even if a conversion is currently in progress. The conversion begins with the next machine cycle, and the BSY flag in SFR ADCON will be set.

The A/D conversion procedure is divided into three parts:

- Sample phase (t<sub>S</sub>), used for sampling the analog input voltage.
- Conversion phase (t<sub>CO</sub>), used for the real A/D conversion.
- Write result phase (t<sub>WR</sub>), used for writing the conversion result into the ADDAT register.

### Sample Time ts:

During this time the internal capacitor array is connected to the selected analog input channel and is loaded with the analog voltage to be converted. The analog voltage is internally fed to a voltage comparator. With beginning of the sample phase the BSY bit in SFR ADCON is set.

### Conversion Time t<sub>CO</sub>:

During the conversion time the analog voltage is converted into a 8-bit digital value using the successive approximation technique with a binary weighted capacitor network.

### Write Result Time t<sub>WR</sub>:

At the result phase the conversion result is written into the ADDAT register.

The total A/D conversion time is defined by  $t_{ADCC}$  which is the sum of the two phase times  $t_{S}$  and  $t_{CO}$ . The duration of the three phases of an A/D conversion is specified as shown in **figure 6-33**. This figure also shows how an A/D conversion is embedded into the microcontroller cycle scheme using the relation 6 x t  $_{IN}$  = 1 instruction cycle. It also shows the behaviour of the busy flag (BSY) and the interrupt flag (IADC) during an A/D conversion.




Figure 6-33 A/D Conversion Timing

An A/D conversion is always started with the beginning of a processor cycle when it has been initiated by writing SFR ADDAT. The ADDAT write operation may take one or two machine cycles. In **figure 6-33**, the instruction MOV ADDAT,#0 starts the A/D conversion (machine cycle X-1 and X). The total A/D conversion (sample and conversion phase) is finished with the beginning of the 14th machine cycle after the A/D conversion start. In the next machine cycle the conversion result is written into the ADDAT register and can be read in the same cycle by an instruction (e.g. MOV A,ADDAT). If continuous conversion is selected (bit ADM set), the next conversion is started with the beginning of the machine cycle which follows the write result cycle.

The BSY bit is set at the beginning of the first A/D conversion machine cycle and reset at the beginning of the write result cycle. If continuous conversion is selected, BSY is again set with the beginning of the machine cycle which follows the write result cycle. This means that in continuous conversion mode BSY is not set for a complete machine cycle. Therefore, in continuous conversion mode it is not recommended to poll the BSY bit using e.g. the JNB instruction.

The interrupt flag IADC is set in the 12th instruction cycle of an A/D conversion. If the A/D converter interrupt is enabled and the A/D converter interrupt is priorized to be serviced immediately, the first instruction of the interrupt service routine will be executed in the next machine cycle which follows the write result cycle. IADC must be reset by software.

Depending on the application, typically there are three methods to handle the A/D conversion in the C515:

### Software delay

The machine cycles of the A/D conversion are counted and the program executes a software delay (e.g. NOPs) before reading the A/D conversion result in the write result cycle. This is the fastest method to get the result of an A/D conversion.

### Polling BSY bit

The BSY bit is polled and the program waits until BSY=0. Attention: a polling JB instruction which is two machine cycles long, possibly may not recognize the BSY=0 condition during the write result cycle in the continuous conversion mode.

### A/D conversion interrupt

After the start of an A/D conversion the A/D converter interrupt is enabled. The result of the A/D conversion is read in the interrupt service routine. If other C515 interrupts are enabled, the interrupt latency must be regarded. Therefore, this software method is the slowest method to get the result of an A/D conversion.

Depending on the oscillator frequency of the C515 the total time of an A/D conversion is calculated according the formula given in **figure 6-33**. **Table 6-7** shows some conversion times for typical clock rates.

Table 6-7
A/D Conversion Times

f <sub>OSC</sub> [MHz]	t <sub>IN</sub> [ns]	Total Conversion Time t <sub>ADCC</sub> [μs]
12 MHz	166.7	12
16 MHz	125	9
24 MHz	83.3	6

### 7 Interrupt System

The C515 provides 12 interrupt sources with four priority levels. Five interrupts can be generated by the on-chip peripherals (timer 0, timer 1, timer 2, A/D converter, and serial interface) and seven interrupts may be triggered externally (P3.2/INT0, P3.3/INT1, P1.4/INT2, P1.0/INT3, P1.1/INT4, P1.2/INT5, P1.3/INT6).

This chapter shows the interrupt structure, the interrupt vectors and the interrupt related special function registers. **Figure 7-1** and **7-2** give a general overview of the interrupt sources and illustrate the request and the control flags which are described in the next sections.




Figure 7-1 Interrupt Structure, Overview Part 1




Figure 7-2
Interrupt Structure, Overview Part 2


### 7.1 Interrupt Registers

### 7.1.1 Interrupt Enable Registers

Each interrupt vector can be individually enabled or disabled by setting or clearing the corresponding bit in the interrupt enable registers IEN0 and IEN1. Register IEN0 also contains the global disable bit (EAL), which can be cleared to disable all interrupts at once. Generally, after reset all interrupt enable bits are set to 0. That means that the corresponding interrupts are disabled.

The IEN0 register contains the general enable/disable flags of the external interrupts 0 and 1, the timer interrupts, and the USART interrupt.

### Special Function Register IEN0 (Address A8<sub>H</sub>)



The shaded bit is not used for interrupt control.

Bit	Function
EAL	Enable/disable all interrupts.  If EAL=0, no interrupt will be acknowledged.  If EAL=1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.
ET2	Timer 2 overflow / external reload interrupt enable.  If ET2 = 0, the timer 2 interrupt is disabled.  If ET2 = 1, the timer 2 interrupt is enabled.
ES	Serial channel (USART) interrupt enable  If ES = 0, the serial channel interrupt 0 is disabled.  If ES = 1, the serial channel interrupt 0 is enabled.
ET1	Timer 1 overflow interrupt enable.  If ET1 = 0, the timer 1 interrupt is disabled.  If ET1 = 1, the timer 1 interrupt is enabled.
EX1	External interrupt 1 enable.  If EX1 = 0, the external interrupt 1 is disabled.  If EX1 = 1, the external interrupt 1 is enabled.
ET0	Timer 0 overflow interrupt enable.  If ET0 = 0, the timer 0 interrupt is disabled.  If ET0 = 1, the timer 0 interrupt is enabled.
EX0	External interrupt 0 enable.  If EX0 = 0, the external interrupt 0 is disabled.  If EX0 = 1, the external interrupt 0 is disabled.

The IEN1 register contains enable/disable flags of the timer 2 external timer reload interrupt, the external interrupts 2 to 6, and the A/D converter interrupt.

### Special Function Register IEN1 (Address B8<sub>H</sub>)

	MSB							LSB	
Bit No.	$BF_H$	$BE_{H}$	$BD_{H}$	$BC_H$	$BB_H$	$BA_H$	B9 <sub>H</sub>	B8 <sub>H</sub>	
B8 <sub>H</sub>	EXEN2	SWDT	EX6	EX5	EX4	EX3	EX2	EADC	IEN1

The shaded bit is not used for interrupt control.

Bit	Function
EXEN2	Timer 2 external reload interrupt enable  If EXEN2 = 0, the timer 2 external reload interrupt is disabled.  If EXEN2 = 1, the timer 2 external reload interrupt is enabled. The external reload function is not affected by EXEN2.
EX6	External interrupt 6 / capture/compare interrupt 3 enable  If EX6 = 0, external interrupt 6 is disabled.  If EX6 = 1, external interrupt 6 is enabled.
EX5	External interrupt 5 / capture/compare interrupt 2 enable  If EX5 = 0, external interrupt 5 is disabled.  If EX5 = 1, external interrupt 5 is enabled.
EX4	External interrupt 4 / capture/compare interrupt 1 enable  If EX4 = 0, external interrupt 4 is disabled.  If EX4 = 1, external interrupt 4 is enabled.
EX3	External interrupt 3 / capture/compare interrupt 0 enable  If EX3 = 0, external interrupt 3 is disabled.  If EX3 = 1, external interrupt 3 is enabled.
EX2	External interrupt 2 / capture/compare interrupt 4 enable  If EX2 = 0, external interrupt 2 is disabled.  If EX2 = 1, external interrupt 2 is enabled.
EADC	A/D converter interrupt enable  If EADC = 0, the A/D converter interrupt is disabled.  If EADC = 1, the A/D converter interrupt is enabled.

### 7.1.2 Interrupt Request / Control Flags

### Special Function Register TCON (Address 88<sub>H</sub>)

	MSB							LSB	
Bit No.	8F <sub>H</sub>	8E <sub>H</sub>	8D <sub>H</sub>	8C <sub>H</sub>	8B <sub>H</sub>	8A <sub>H</sub>	89 <sub>H</sub>	88 <sub>H</sub>	
88 <sub>H</sub>	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	TCON

The shaded bits are not used for interrupt control.

Bit	Function
TF1	Timer 1 overflow flag Set by hardware on timer/counter 1 overflow. Cleared by hardware when processor vectors to interrupt routine.
TF0	Timer 0 overflow flag Set by hardware on timer/counter 0 overflow. Cleared by hardware when processor vectors to interrupt routine.
IE1	External interrupt 1 request flag Set by hardware when external interrupt 1 edge is detected. Cleared by hardware when processor vectors to interrupt routine.
IT1	External interrupt 1 level/edge trigger control flag  If IT1 = 0, low level triggered external interrupt 1 is selected.  If IT1 = 1, falling edge triggered external interrupt 1 is selected.
IE0	External interrupt 0 request flag Set by hardware when external interrupt 0 edge is detected. Cleared by hardware when processor vectors to interrupt routine.
IT0	External interrupt 0 level/edge trigger control flag  If IT0 = 0, low level triggered external interrupt 0 is selected.  If IT0 = 1, falling edge triggered external interrupt 0 is selected.

The **external interrupts 0 and 1** (INTO and INTT) can each be either level-activated or negative transition-activated, depending on bits ITO and IT1 in register TCON. The flags that actually generate these interrupts are bits IEO and IE1 in TCON. When an external interrupt is generated, the flag that generated this interrupt is cleared by the hardware when the service routine is vectored too, but only if the interrupt was transition-activated. If the interrupt was level-activated, then the requesting external source directly controls the request flag, rather than the on-chip hardware.

The **timer 0** and **timer 1** interrupts are generated by TF0 and TF1 in register TCON, which are set by a rollover in their respective timer/counter registers. When a timer interrupt is generated, the flag that generated it is cleared by the on-chip hardware when the service routine is vectored too.

### Special Function Register T2CON (Address C8<sub>H</sub>)

	MSB							LSB	
Bit No.	CF <sub>H</sub>	CEH	$CD_H$	$CC_H$	CB <sub>H</sub>	$CA_H$	C9 <sub>H</sub>	C8 <sub>H</sub>	
C8 <sub>H</sub>	T2PS	I3FR	I2FR	T2R1	T2R0	T2CM	T2I1	T2I0	T2CON

The shaded bits are not used for interrupt control.

Bit	Function
I3FR	External interrupt 3 rising/falling edge control flag  If I3FR = 0, the external interrupt 3 is activated by a falling edge at P1.0/INT3/CC0.  If I3FR = 1, the external interrupt 3 is activated by a rising edge at P1.0/INT3/CC0.
I2FR	External interrupt 2 rising/falling edge control flag  If I2FR = 0, the external interrupt 2 is activated by a falling edge at P1.4/INT2.  If I2FR = 1, the external interrupt 2 is activated by a rising edge at P1.4/INT2.

The **external interrupt 2** (INT2) can be either positive or negative transition-activated depending on bit I2FR in register T2CON. The flag that actually generates this interrupt is bit IEX2 in register IRCON. If an interrupt 2 is generated, flag IEX2 is cleared by hardware when the service routine is vectored to.

The **external interrupt 3** (INT3) can be either positive or negative transition-activated, depending on bit I3FR in register T2CON. The flag that actually generates this interrupt is bit IEX3 in register IRCON. In addition, this flag will be set if a compare event occurs at pin P1.0/INT3/CC0, regardless of the compare mode established and the transition at the respective pin. The flag IEX3 is cleared by hardware when the service routine is vectored to.

# Special Function Register IRCON (Address C0<sub>H</sub>)

	MSB							LSB	
Bit No.	C7 <sub>H</sub>	C6 <sub>H</sub>	C5 <sub>H</sub>	C4 <sub>H</sub>	C3 <sub>H</sub>	C2 <sub>H</sub>	C1 <sub>H</sub>	C0 <sub>H</sub>	
C0 <sub>H</sub>	EXF2	TF2	IEX6	IEX5	IEX4	IEX3	IEX2	IADC	IRCON

Bit	Function
EXF2	Timer 2 external reload flag EXF2 is set when a reload is caused by a falling edge on pin T2EX while EXEN2 = 1. If ET2 in IEN0 is set (timer 2 interrupt enabled), EXF2 = 1 will cause an interrupt. EXF2 can be used as an additional external interrupt when the reload function is not used. EXF2 must be cleared by software.
TF2	Timer 2 overflow flag Set by a timer 2 overflow and must be cleared by software. If the timer 2 interrupt is enabled, TF2 = 1 will cause an interrupt.
IEX6	External interrupt 6 edge flag Set by hardware when external interrupt edge was detected or when a compare event occurred at pin P1.3/INT6/CC3. Cleared by hardware when processor vectors to interrupt routine.
IEX5	External interrupt 5 edge flag Set by hardware when external interrupt edge was detected or when a compare event occurred at pin P1.2/INT5/CC2. Cleared by hardware when processor vectors to interrupt routine.
IEX4	External interrupt 4 edge flag Set by hardware when external interrupt edge was detected or when a compare event occurred at pin P1.1/INT4/CC1. Cleared by hardware when processor vectors to interrupt routine.
IEX3	External interrupt 3 edge flag Set by hardware when external interrupt edge was detected or when a compare event occurred at pin P1.0/INT3/CC0. Cleared by hardware when processor vectors to interrupt routine.
IEX2	External interrupt 2 edge flag Set by hardware when external interrupt edge was detected at pin P1.4/INT2. Cleared by hardware when processor vectors to interrupt routine.
IADC	A/D converter interrupt request flag Set by hardware at the end of an A/D conversion. Must be cleared by software.

The **timer 2 interrupt** is generated by the logical OR of bit TF2 in register T2CON and bit EXF2 in register IRCON. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine may have to determine whether it was TF2 or EXF2 that generated the interrupt, and the bit will have to be cleared by software.

The **A/D** converter interrupt is generated by IADC bit in register IRCON. If an interrupt is generated, in any case the converted result in ADDAT is valid on the first instruction of the interrupt service routine. If continuous conversion is established, IADC is set once during each conversion. If an A/D converter interrupt is generated, flag IADC will have to be cleared by software.

The **external interrupts 4 to 6** (INT4, INT5, INT6) are positive transition-activated. The flags that actually generate these interrupts are bits IEX4, IEX5, and IEX6 in register IRCON. In addition, these flags will be set if a compare event occurs at the corresponding output pin P1.1/ INT4/CC1, P1.2/INT5/CC2, and P1.3/INT6/CC3, regardless of the compare mode established and the transition at the respective pin. When an interrupt is generated, the flag that generated it is cleared by the on-chip hardware when the service routine is vectored too.

All of these interrupt request bits that generate interrupts can be set or cleared by software, with the same result as if they had been set or cleared by hardware. That is, interrupts can be generated or pending interrupts can be cancelled by software. The only exceptions are the request flags IE0 and IE1. If the external interrupts 0 and 1 are programmed to be level-activated, IE0 and IE1 are controlled by the external source via pin  $\overline{\text{INT0}}$  and  $\overline{\text{INT1}}$ , respectively. Thus, writing a one to these bits will not set the request flag IE0 and/or IE1. In this mode, interrupts 0 and 1 can only be generated by software and by writing a 0 to the corresponding pins  $\overline{\text{INT0}}$  (P3.2) and  $\overline{\text{INT1}}$  (P3.3), provided that this will not affect any peripheral circuit connected to the pins.

### Special Function Register SCON (Address. 98<sub>H</sub>)

	MSB							LSB	
Bit No.	9F <sub>H</sub>	9E <sub>H</sub>	9D <sub>H</sub>	9C <sub>H</sub>	9B <sub>H</sub>	9A <sub>H</sub>	99 <sub>H</sub>	98 <sub>H</sub>	
98 <sub>H</sub>	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	SCON

The shaded bits are not used for interrupt control.

Bit	Function
TI	Serial interface transmitter interrupt flag Set by hardware at the end of a serial data transmission. Must be cleared by software.
RI	Serial interface receiver interrupt flag Set by hardware if a serial data byte has been received. Must be cleared by software.

The **serial port interrupt** is generated by a logical OR of flag RI and TI in SFR SCON. Neither of these flags is cleared by hardware when the service routine is vectored too. In fact, the service routine will normally have to determine whether it was the receive interrupt flag or the transmission interrupt flag that generated the interrupt, and the bit will have to be cleared by software.

Reset Value: X0000000R

Reset Value : XX000000B

### 7.1.3 Interrupt Priority Registers

The lower six bits of these two registers are used to define the interrupt priority level of the interrupt groups as they are defined in **table 7-1** in the next section.

Special Function Register IP0 (Address A9<sub>H</sub>) Special Function Register IP1 (Address B9<sub>H</sub>)

> LSB **MSB** Bit No. 7 6 5 4 3 2 1 0 A9<sub>H</sub> IP0.5 IP0.1 **WDTS** IP0.4 IP0.3 IP0.2 IP0.0 IP0 Bit No. 2 7 6 5 4 3 1 0 в9Н IP1.5 IP1.4 IP1.3 IP1.2 IP1.1 IP1.0 IP1

The shaded bits are not used for interrupt control.

Bit	Function	Function						
IP1.x IP0.x	Interrupt g	Interrupt group priority level bits (x=1-6, see table 7-1)						
	IP1.x	IP0.x	Function					
	0	0	Interrupt group x is set to priority level 0 (lowest)					
	0	1	Interrupt group x is set to priority level 1					
	1	0	Interrupt group x is set to priority level 2					
	1	1	Interrupt group x is set to priority level 3 (highest)					

### 7.2 Interrupt Priority Level Structure

The following table shows the interrupt grouping of the C515 interrupt sources.

Table 7-1 Interrupt Source Structure

Interrupt	Associated Interrupts		Priority
Group	High Priority	— Low Priority	
1	External interrupt 0	A/D converter interrupt	High
2	Timer 0 overflow	External interrupt 2	]
3	External interrupt 1	External interrupt 3	
4	Timer 1 overflow	External interrupt 4	
5	Serial channel interrupt	External interrupt 5	<b> </b>
6	Timer 2 interrupt	External interrupt 6	Low

Each pair of interrupt sources can be programmed individually to one of four priority levels by setting or clearing one bit in the special function register IPO and one in IP1. A low-priority interrupt can be interrupted by a high-priority interrupt, but not by another interrupt of the same or a lower priority. An interrupt of the highest priority level cannot be interrupted by another interrupt source.

If two or more requests of different priority levels are received simultaneously, the request of the highest priority is serviced first. If requests of the same priority level are received simultaneously, an internal polling sequence determines which request is to be serviced first. Thus, within each priority level there is a second priority structure determined by the polling sequence, as follows.

- Within one interrupt group the "left" interrupt is serviced first
- The interrupt groups are serviced from top to bottom of the table.

#### 7.3 How Interrupts are Handled

The interrupt flags are sampled at S5P2 in each machine cycle. The sampled flags are polled during the following machine cycle. If one of the flags was in a set condition at S5P2 of the preceeding cycle, the polling cycle will find it and the interrupt system will generate a LCALL to the appropriate service routine, provided this hardware-generated LCALL is not blocked by any of the following conditions:

- 1. An interrupt of equal or higher priority is already in progress.
- 2. The current (polling) cycle is not in the final cycle of the instruction in progress.
- 3. The instruction in progress is RETI or any write access to registers IEN0 and IEN1 or IP0/IP1.

Any of these three conditions will block the generation of the LCALL to the interrupt service routine. Condition 2 ensures that the instruction in progress is completed before vectoring to any service routine. Condition 3 ensures that if the instruction in progress is RETI or any write access to registers IEN0/IEN1 or IP0/IP1, then at least one more instruction will be executed before any interrupt is vectored too; this delay guarantees that changes of the interrupt status can be observed by the CPU.

The polling cycle is repeated with each machine cycle, and the values polled are the values that were present at S5P2 of the previous machine cycle. Note that if any interrupt flag is active but not being responded to for one of the conditions already mentioned, or if the flag is no longer active when the blocking condition is removed, the denied interrupt will not be serviced. In other words, the fact that the interrupt flag was once active but not serviced is not remembered. Every polling cycle interrogates only the pending interrupt requests.

The polling cycle/LCALL sequence is illustrated in **figure 7-3**.




Figure 7-3
Interrupt Response Timing Diagram

Note that if an interrupt of a higher priority level goes active prior to S5P2 in the machine cycle labeled C3 in **figure 7-3** then, in accordance with the above rules, it will be vectored to during C5 and C6 without any instruction for the lower priority routine to be executed.

Thus, the processor acknowledges an interrupt request by executing a hardware-generated LCALL to the appropriate servicing routine. In some cases it also clears the flag that generated the interrupt, while in other cases it does not; then this has to be done by the user's software. The hardware clears the external interrupt flags IE0 and IE1 only if they were transition-activated. The hardware-generated LCALL pushes the contents of the program counter onto the stack (but it does not save the PSW) and reloads the program counter with an address that depends on the source of the interrupt being vectored too, as shown in the following **table 7-2**.

Table 7-2
Interrupt Source and Vectors

Interrupt Source	Interrupt Vector Address	Interrupt Request Flags
External Interrupt 0	0003 <sub>H</sub>	IE0
Timer 0 Overflow	000B <sub>H</sub>	TF0
External Interrupt 1	0013 <sub>H</sub>	IE1
Timer 1 Overflow	001B <sub>H</sub>	TF1
Serial Channel	0023 <sub>H</sub>	RI/TI
Timer 2 Overflow / Ext. Reload	002B <sub>H</sub>	TF2 / EXF2
A/D Converter	0043 <sub>H</sub>	IADC
External Interrupt 2	004B <sub>H</sub>	IEX2
External Interrupt 3	0053 <sub>H</sub>	IEX3
External Interrupt 4	005B <sub>H</sub>	IEX4
External Interrupt 5	0063 <sub>H</sub>	IEX5
External Interrupt 6	006B <sub>H</sub>	IEX6

Execution proceeds from that location until the RETI instruction is encountered. The RETI instruction informs the processor that the interrupt routine is no longer in progress, then pops the two top bytes from the stack and reloads the program counter. Execution of the interrupted program continues from the point where it was stopped. Note that the RETI instruction is very important because it informs the processor that the program left the current interrupt priority level. A simple RET instruction would also have returned execution to the interrupted program, but it would have left the interrupt control system thinking an interrupt was still in progress. In this case no interrupt of the same or lower priority level would be acknowledged.

### 7.4 External Interrupts

The external interrupts 0 and 1 can be programmed to be level-activated or negative-transition activated by setting or clearing bit IT0, respectively in register TCON. If ITx = 0 (x = 0 or 1), external interrupt x is triggered by a detected low level at the  $\overline{\text{INTx}}$  pin. If ITx = 1, external interrupt x is negative edge-triggered. In this mode, if successive samples of the  $\overline{\text{INTx}}$  pin show a high in one cycle and a low in the next cycle, interrupt request flag IEx in TCON is set. Flag bit IEx=1 then requests the interrupt.

If the external interrupt 0 or 1 is level-activated, the external source has to hold the request active until the requested interrupt is actually generated. Then it has to deactivate the request before the interrupt service routine is completed, or else another interrupt will be generated.

The external interrupts 2 and 3 can be programmed to be negative or positive transition-activated by setting or clearing bit I2FR or I3FR in register T2CON. If IxFR = 0 (x = 2 or 3), the external interrupt x is negative transition-activated. If IxFR = 1, the external interrupt is triggered by a positive transition.

The external interrupts 4, 5, and 6 are activated only by a positive transition. The external timer 2 reload trigger interrupt request flag EXF2 will be activated by a negative transition at pin PI.5/T2EX but only if bit EXEN2 is set.

Since the external interrupt pins (INT2 to INT6) are sampled once in each machine cycle, an input high or low should be held for at least 6 oscillator periods to ensure sampling. If the external interrupt is transition-activated, the external source has to hold the request pin low (high for INT2 and INT3, if it is programmed to be negative transition-active) for at least one cycle, and then hold it high (low) for at least one cycle to ensure that the transition is recognized so that the corresponding interrupt request flag will be set (see **figure 7-4**). The external interrupt request flags will automatically be cleared by the CPU when the service routine is called.




Figure 7-4
External Interrupt Detection

### 7.5 Interrupt Response Time

If an external interrupt is recognized, its corresponding request flag is set at S5P2 in every machine cycle. The value is not polled by the circuitry until the next machine cycle. If the request is active and conditions are right for it to be acknowledged, a hardware subroutine call to the requested service routine will be next instruction to be executed. The call itself takes two cycles. Thus a minimum of three complete machine cycles will elapse between activation and external interrupt request and the beginning of execution of the first instruction of the service routine.

A longer response time would be obtained if the request was blocked by one of the three previously listed conditions. If an interrupt of equal or higer priority is already in progress, the additional wait time obviously depends on the nature of the other interrupt's service routine. If the instruction in progress is not in its final cycle, the additional wait time cannot be more than 3 cycles since the longest instructions (MUL and DIV) are only 4 cycles long; and, if the instruction in progress is RETI or a write access to registers IEN0, IEN1 or IP0, IP1 the additional wait time cannot be more than 5 cycles (a maximum of one more cycle to complete the instruction in progress, plus 4 cycles to complete the next instruction, if the instruction is MUL or DIV).

Thus a single interrupt system, the response time is always more than 3 cycles and less than 9 cycles.

#### 8 Fail Safe Mechanisms

### 8.1 Watchdog Timer

### 8.1.1 General Operation

As a means of graceful recovery from software or hardware upset a watchdog timer is provided in the C515. If the software fails to clear the watchdog timer at least every 65532  $\mu s$  (at 12 MHz clock rate), an internal hardware reset will be initiated. The software can be designed such that the watchdog times out if the program does not progress properly. The watchdog will also time out if the software error was due to hardware-related problems. This prevents the controller from malfunctioning for longer than 65 ms if a 12-MHz oscillator is used.

The watchdog timer is a 16-bit counter which is incremented once every machine cycle. After an external reset the watchdog timer is disabled and cleared to 0000<sub>H</sub>.

### 8.1.2 Starting the Watchdog Timer

There are two ways to start the watchdog timer depending on the level applied to pin  $\overline{PE}/SWD$ . This pin serves two functions, because it is also used for blocking the power saving modes. (see also **chapter 9**).

### 8.1.2.1 The First Possibility of Starting the Watchdog Timer

The automatic start of the watchdog timer directly during an external HW reset is achieved by strapping pin  $\overline{PE}/SWD$  to  $V_{cc}$ . In this case the power saving modes (power down mode, idle mode and slow down mode) are also disabled and cannot be started by software. If pin  $\overline{PE}/SWD$  is left unconnected, a weak pull-up transistor ensures the automatic start of the watchdog timer.

The self-start of the watchdog timer by a pin option has been implemented to provide high system security in electrically very noisy environments.

Note: The automatic start of the watchdog timer is only performed if PE/SWD (power-save enable/start watchdog timer) is held at high level while RESET is active. A positive transition at PE/SWD pin during normal program execution will not start the watchdog timer.

### 8.1.2.2 The Second Possibility of Starting the Watchdog Timer

The watchdog timer can also be started by software. Setting of bit SWDT in SFR IEN1 starts the watchdog timer. After having been started, the bit WDTS in SFR IP0 is set. Note that the watchdog timer cannot be stopped by software.

See **chapter 9** for entering the power saving modes by software.

#### 8.1.3 Refreshing the Watchdog Timer

Once started, the watchdog timer can only be cleared to 0000<sub>H</sub> by first setting bit WDT and with the next instruction setting bit SWDT. Bit WDT will automatically be cleared during the second machine cycle after having been set. For this reason, setting SWDT bit has to be a one cycle instruction (e.g. SETB SWDT). This double instruction clearing of the watchdog timer was implemented to minimize the chance of unintentionally clearing the watchdog. To prevent the watchdog from overflowing, it must be cleared periodically.

Setting only bit SWDT does not reload the watchdog timer automatically to  $0000_{\mbox{H}}$ . A watchdog timer reset operation occurs only by using the double instruction refresh sequence SETB WDT / SETB SWDT.

### 8.1.4 Watchdog Reset and Watchdog Status Flag

If the software fails to clear the watchdog in time, an internally generated watchdog reset is entered at the counter state  $\mathsf{FFFC}_H$  and lasts four instruction cycles. This internal reset differs from an external reset only to the extent that the watchdog timer is not disabled. Bit WDTS allows the software to examine from which source the reset was initiated. If it is set, the reset was caused by a watchdog timer overflow.

Figure 8-1 shows a block diagram of the watchdog timer.




Figure 8-1
Block Diagram of the Watchdog Timer

Reset Value: 00H

Reset Value : X0000000B

### 8.1.5 WDT Control and Status Flags

The watchdog timer is controlled by two control flags (located in SFR IEN0 and IEN1) and one status flags (located in SFR IP0).

Special Function Register IEN0 (Address A8<sub>H</sub>) Special Function Register IEN1 (Address B8<sub>H</sub>) Special Function Register IP0 (Address A9<sub>H</sub>)

	MSB AF <sub>H</sub>	ΑΕ <sub>Η</sub>	AD <sub>H</sub>	AC <sub>H</sub>	ΑΒ <sub>Η</sub>	$AA_H$	A9 <sub>H</sub>	LSB A8 <sub>H</sub>	
A8 <sub>H</sub>	EAL	WDT	ET2	ES	ET1	EX1	ET0	EX0	IEN0
	BF <sub>H</sub>	BE <sub>H</sub>	вD <sub>Н</sub>	вс <sub>Н</sub>	BB <sub>H</sub>	BA <sub>H</sub>	B9 <sub>H</sub>	B8 <sub>H</sub>	
B8 <sub>H</sub>	EXEN2	SWDT	EX6	EX5	EX4	EX3	EX2	EADC	IEN1
Bit No.	7	6	5	4	3	2	1	0	
A9 <sub>H</sub>	_	WDTS	IP0.5	IP0.4	IP0.3	IP0.2	IP0.1	IP0.0	IP0

The shaded bits are not used for fail save control.

Bit	Function
WDT	Watchdog timer refresh flag. Set to initiate a refresh of the watchdog timer. Must be set directly before SWDT is set to prevent an unintentional refresh of the watchdog timer. WDT is reset by hardware two processor cycles after it has been set.
SWDT	Watchdog timer start/refresh flag. Set to activate the watchdog timer. When directly set after setting WDT, a watchdog timer refresh/reset is performed. Bit SDWT is reset by hardware two processor cycles after it has been set.
WDTS	Watchdog timer status flag. Set by hardware when a watchdog Timer reset occured. Can be cleared and set by software.

### 9 Power Saving Modes

The C515 provides two basic power saving modes, the idle mode and the power down mode. Additionally, a slow down mode is available. This power saving mode reduces the internal clock rate in normal operating mode and it can be also used for further power reduction in idle mode. All the power saving modes are initiated by software.

### 9.1 Hardware Enable for the Use of the Power Saving Modes

To provide power saving modes together with effective protection against unintentional entering of these modes, the C515 has an extra pin disabling the use of the power saving modes. As this pin will most likely be used only in critical applications it is combined with an automatic start of the watchdog timer (see the description in **chapter 8** "Fail Save Mechanisms"). This pin is called  $\overline{PE}/SWD$  (power saving enable/start watchdog timer) and its function is as follows:

PE/SWD = 1 (logic high level)

- Use of the power saving modes is not possible. The instruction sequences used for entering these modes will not affect the normal operation of the device.
- If and only if PE/SWD is held at high level during reset, the watchdog timer is started immediately after reset is released.

PE/SWD = 0 (logic low level)

- All power saving modes can be activated as described in the following sections
- The watchdog timer has to be started by software if system protection is desired.

When left unconnected, the pin  $\overline{PE}/SWD$  is pulled to high level by a weak internal pullup. This is done to provide system protection by default.

The logic level applied to pin  $\overline{\text{PE}}/\text{SWD}$  can be changed during program execution in order to allow or block the use of the power saving modes without any effect on the on-chip watchdog circuitry; (the watchdog timer is started only if  $\overline{\text{PE}}/\text{SWD}$  is on high level up to the moment when reset is released; a change at  $\overline{\text{PE}}/\text{SWD}$  during program execution has no effect on the watchdog timer; this only enables or disables the use of the power saving modes.). A change of the pin's level is detected in state 3, phase 1. A Schmitt trigger is used at the input to reduce susceptibility to noise.

In addition to the hardware enable/disable of the power saving modes, a double-instruction sequence which is described in the corresponding sections is necessary to enter power down and idle mode. The combination of all these safety precautions provide a maximum of system protection.

### Application Example for Switching Pin PE/SWD

For most applications in noisy environments, components external to the chip are used to give warning of a power failure or a turn off of the power supply. These circuits could be used to control the PE/SWD pin. The possible steps to go into power down mode could then be as follows:

- A power-fail signal forces the controller to go into a high priority interrupt routine. This interrupt routine saves the actual program status. At the same time pin PE/SWD is pulled low by the power-fail signal.
- Finally the controller enters power down mode by executing the relevant double-instruction sequence.

### 9.2 Power Saving Mode Control Register

The functions of the power saving modes are controlled by bits which are located in the special function register PCON. The bits PDE, PDS and IDLE, IDLS located in SFR PCON select the power down mode or the idle mode, respectively. If the power down mode and the idle mode are set at the same time, power down takes precedence. Furthermore, register PCON contains two general purpose flags. For example, the flag bits GF0 and GF1 can be used to give an indication if an interrupt occurred during normal operation or during an idle. For this, an instruction that activates idle can also set one or both flag bits. When idle is terminated by an interrupt, the interrupt service routine can examine the flag bits.

### Special Function Register PCON (Address 87H)

Bit No.	MSB							LSE	3
	7	6	5	4	3	2	1	0	_
87 <sub>H</sub>	SMOD	PDS	IDLS	SD	GF1	GF0	PDE	IDLE	PCON

The function of the shaded bit is not described in this section.

Symbol	Function
PDS	Power down start bit The instruction that sets the PDS flag bit is the last instruction before entering the power down mode
IDLS	Idle start bit The instruction that sets the IDLS flag bit is the last instruction before entering the idle mode.
SD	Slow down mode bit When set, the slow down mode is enabled. This function is available in the C515-LM/1RM versions only.
GF1	General purpose flag
GF0	General purpose flag
PDE	Power down enable bit When set, starting of the power down is enabled
IDLE	Idle mode enable bit When set, starting of the idle mode is enabled

Note: The PDS bit, which controls the software power down mode is forced to logic low whenever the external  $\overline{\text{PE}}/\text{SWD}$  pin is held at logic high level. Changing the logic level of the  $\overline{\text{PE}}/\text{SWD}$  pin from high to low will irregularly terminate the software power down mode and is not permitted.

#### 9.3 Idle Mode

In the idle mode the oscillator of the C515 continues to run, but the CPU is gated off from the clock signal. However, the interrupt system, the serial port, the A/D converter, and all timers with the exception of the watchdog timer are further provided with the clock. The CPU status is preserved in its entirety: the stack pointer, program counter, program status word, accumulator, and all other registers maintain their data during idle mode.

The reduction of power consumption, which can be achieved by this feature depends on the number of peripherals running. If all timers are stopped and the A/D converter, and the serial interfaces are not running, the maximum power reduction can be achieved. This state is also the test condition for the idle mode  $I_{\rm CC}$ .

Thus, the user has to take care which peripheral should continue to run and which has to be stopped during idle mode. Also the state of all port pins – either the pins controlled by their latches or controlled by their secondary functions – depends on the status of the controller when entering idle mode.

Normally, the port pins hold the logical state they had at the time when the idle mode was activated. If some pins are programmed to serve as alternate functions they still continue to output during idle mode if the assigned function is on. This especially applies to the serial interface in case it cannot finish reception or transmission during normal operation. The control signals ALE and  $\overline{\text{PSEN}}$  are held at logic high levels.

As in normal operation mode, the ports can be used as inputs during idle mode. Thus a capture or reload operation can be triggered, the timers can be used to count external events, and external interrupts will be detected.

The idle mode is a useful feature which makes it possible to "freeze" the processor's status - either for a predefined time, or until an external event reverts the controller to normal operation, as discussed below. The watchdog timer is the only peripheral which is automatically stopped during idle mode.

The idle mode is entered by two consecutive instructions. The first instruction sets the flag bit IDLE (PCON.0) and must not set bit IDLS (PCON.5), the following instruction sets the start bit IDLS (PCON.5) and must not set bit IDLE (PCON.0). The hardware ensures that a concurrent setting of both bits, IDLE and IDLS, does not initiate the idle mode. Bits IDLE and IDLS will automatically be cleared after being set. If one of these register bits is read the value that appears is 0. This double instruction is implemented to minimize the chance of an unintentional entering of the idle mode which would leave the watchdog timer's task of system protection without effect.

#### Note:

PCON is not a bit-addressable register, so the above mentioned sequence for entering the idle mode is obtained by byte-handling instructions, as shown in the following example:

ORL PCON,#00000001B ;Set bit IDLE, bit IDLS must not be set ORL PCON,#00100000B ;Set bit IDLS, bit IDLE must not be set

The instruction that sets bit IDLS is the last instruction executed before going into idle mode.

There are two ways to terminate the idle mode:

- The idle mode can be terminated by activating any enabled interrupt. The CPU operation is resumed, the interrupt will be serviced and the next interruction to be executed after the RETI instruction will be the one following the instruction that had set the bit IDLS.
- The other way to terminate the idle mode, is a hardware reset. Since the oscillator is still running, the hardware reset must be held active only for two machine cycles for a complete reset.

### 9.4 Slow Down Mode Operation (C515-LM/1RM only)

In some applications, where power consumption and dissipation are critical, the controller might run for a certain time at reduced speed (e.g. if the controller is waiting for an input signal). Since in CMOS devices there is an almost linear dependence of the operating frequency and the power supply current, a reduction of the operating frequency results in reduced power consumption.

In the slow down mode all signal frequencies that are derived from the oscillator clock are divided by 8.

The slow down mode is activated by setting the bit SD in SFR PCON. If the slow down mode is enabled, the clock signals for the CPU and the peripheral units are reduced to 1/8 of the nominal system clock rate. The controller actually enters the slow down mode after a short synchronization period (max. two machine cycles). The slow down mode is terminated by clearing bit SD.

The slow down mode can be combined with the idle mode by performing the following double instruction sequence:

ORL PCON,#00000001B ; preparing idle mode: set bit IDLE (IDLS not set)
ORL PCON,#00110000B ; entering idle mode combined with the slow down mode:
; (IDLS and SD set)

There are two ways to terminate the combined Idle and Slow Down Mode:

- The idle mode can be terminated by activation of any enabled interrupt. The CPU operation is resumed, the interrupt will be serviced and the next instruction to be executed after the RETI instruction will be the one following the instruction that had set the bits IDLS and SD. Nevertheless the slow down mode keeps enabled and if required has to be terminated by clearing the bit SD in the corresponding interrupt service routine or at any point in the program where the user no longer requires the slow-down mode power saving.
- The other possibility of terminating the combined idle and slow down mode is a hardware reset. Since the oscillator is still running, the hardware reset has to be held active for only two machine cycles for a complete reset.

The slow down feature is not available for C515-LN/1RN versions.

#### 9.5 Power Down Mode

In the power down mode, the RC oscillator and the on-chip oscillator which operates with the XTAL pins is stopped. Therefore, all functions of the microcontroller are stopped and only the contents of the on-chip RAM and the SFR's are maintained. The port pins, which are controlled by their port latches, output the values that are held by their SFR's. The port pins which serve the alternate output functions show the values they had at the end of the last cycle of the instruction which initiated the power down mode. ALE and PSEN held at logic low level (see **table 9-1**).

In the power down mode of operation,  $V_{\rm CC}$  can be reduced to minimize power consumption. It must be ensured, however, that is  $V_{\rm CC}$  not reduced before the power down mode is invoked, and that  $V_{\rm CC}$  is restored to its normal operating level before the power down mode is terminated.

The power down mode can be left only by a hardware reset. Leaving the power down mode puts the microcontroller with its SFRs into the reset state, and it should not be done before  $V_{\rm CC}$  is restored to its nominal operating level.

### 9.5.1 Invoking Power Down Mode

The power down mode is entered by two consecutive instructions. The first instruction has to set the flag bit PDE (PCON.1) and must not set bit PDS (PCON.6), the following instruction has to set the start bit PDS (PCON.6) and must not set bit PDE (PCON.1). The hardware ensures that a concurrent setting of both bits, PDE and PDS, does not initiate the power down mode. Bits PDE and PDS will automatically be cleared after having been set and the value shown by reading one of these bits is always 0. This double instruction is implemented to minimize the chance of unintentionally entering the power down mode which could possibly "freeze" the chip's activity in an undesired status.

PCON is not a bit-addressable register, so the above mentioned sequence for entering the power down mode is obtained by byte-handling instructions, as shown in the following example:

ORL PCON,#00000010B ;set bit PDE, bit PDS must not be set

ORL PCON,#01000000B ;set bit PDS, bit PDE must not be set, enter power down

The instruction that sets bit PDS is the last instruction executed before going into power down mode. When the double instruction sequence shown above is used, the power down mode can only be left by a reset operation.

Note: Before entering the power down mode, an A/D conversion in progress must be stopped.

### 9.5.2 Exit from Power Down Mode

If power down mode is exit via a hardware reset, the microcontroller with its SFRs is put into the hardware reset state and the content of RAM is not changed. The reset signal that terminates the power down mode also restarts the RC oscillator and the on-chip oscillator. The reset operation should not be activated before  $V_{\rm CC}$  is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize (similar to power-on reset).

### 9.6 State of Pins in the Power Saving Modes

In the idle mode and in the power down mode the port pins of the C515 have a well defined status which is listed in the following **table 9-1**. This state of some pins also depends on the location of the code memory (internal or external).

Table 9-1
Status of External Pins During Idle and Software Power Down Mode

Outputs		n Executed from ode Memory	Last Instruction Executed from External Code Memory		
	Idle	Power Down	Idle	Power Down	
ALE	High	Low	High	Low	
PSEN	High	Low	High	Low	
PORT 0	Data	Data	Float	Float	
PORT 2	Data	Data	Address	Data	
PORT 1, 3, 4	Data / alternate outputs	Data / last output	Data / alternate outputs	Data / last output	

### 10 Device Specifications

### 10.1 Absolute Maximum Ratings

Ambient temperature under bias $(T_A)$	0 °C to + 110 °C
Storage temperature $(T_{ST})$	65 °C to + 150 °C
Voltage on $V_{\rm CC}$ pins with respect to ground ( $V_{\rm SS}$ )	– 0.5 V to 6.5 V
Voltage on any pin with respect to ground $(V_{\rm SS})$	– 0.5 V to $V_{\rm CC}$ + 0.5 V
Input current on any pin during overload condition	10 mA to + 10 mA
Absolute sum of all input currents during overload condition	100 mA
Power dissipation	TBD

**Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions ( $V_{IN} > V_{CC}$  or  $V_{IN} < V_{SS}$ ) the Voltage on  $V_{CC}$  pins with respect to ground ( $V_{SS}$ ) must not exceed the values defined by the absolute maximum ratings.

#### 10.2 **DC Characteristics**

 $V_{\mathrm{CC}}$  = 5 V + 10%, - 15%;  $V_{\mathrm{SS}}$  = 0 V

 $T_{\rm A}$  = 0 to 70 °C  $T_A = -40 \text{ to } 85 \text{ °C}$   $T_A = -40 \text{ to } 110 \text{ °C}$  for the SAB-C515 for the SAF-C515

for the SAH-C515


Parameter	Symbol	Limit '	Values	Unit	Test Condition	
		min. max.				
Input low voltages all except EA EA pin	$V_{IL} \ V_{IL1}$	- 0.5 - 0.5	0.2 V <sub>CC</sub> - 0.1 0.2 V <sub>CC</sub> - 0.3	V V	_ _	
Input high voltages all except XTAL2 and RESET XTAL2 pin RESET pin	$V_{IH} \ V_{IH1} \ V_{IH2}$		$V_{\rm cc}$ + 0.5 $V_{\rm cc}$ + 0.5 $V_{\rm cc}$ + 0.5	V V V	_ _ _	
Output low voltages Ports 1, 2, 3, 4, 5 Port 0, ALE, PSEN	$V_{ m OL} \ V_{ m OL1}$	_ _	0.45 0.45	V V	$I_{\rm OL}$ = 1.6 mA <sup>1)</sup> $I_{\rm OL}$ = 3.2 mA <sup>1)</sup>	
Output high voltages Ports 1, 2, 3, 4, 5	$V_{OH}$	2.4 0.9 V <sub>CC</sub>		V	$I_{OH} = -80 \mu A$ $I_{OH} = -10 \mu A^{0}$	
Port 0 an 2 in external bus mode, ALE, PSEN	$V_{OH2}$	2.4 0.9 V <sub>CC</sub>		V V	$I_{OH} = -800 \mu A^{2}$ $I_{OH} = -80 \mu A^{2}$	
Logic 0 input current Ports 1, 2, 3, 4, 5	$I_{IL}$	<b>– 10</b>	-70	μА	V <sub>IN</sub> = 0.45 V	
Logical 0-to-1 transition current Ports 1, 2, 3, 4, 5	$I_{TL}$	<b>- 65</b>	- 650	μΑ	<i>V</i> <sub>IN</sub> = 2 V	
Input leakage current Port 0, AIN0-7 (Port 6), EA	$I_{LI}$	_	± 1	μΑ	$0.45 < V_{\rm IN} < V_{\rm CC}$	
Input low current to RESET for reset XTAL2 PE	$I_{LI2} \ I_{LI3} \ I_{LI4}$	-10 - -	- 100 - 15 - 20	μΑ μΑ μΑ	$V_{\rm IN} = 0.45 \ { m V}$ $V_{\rm IN} = 0.45 \ { m V}$ $V_{\rm IN} = 0.45 \ { m V}$	
Pin capacitance	$C_{IO}$	_	10	pF	$f_{\rm c}$ = 1 MHz, $T_{\rm A}$ = 25 °C	
Overload current	$I_{OV}$	_	± 5	mA	7) 8)	

Notes see next page

### **Power Supply Current**

Parameter	Symbol	Limit Values		Unit	Test Condition	
			typ. <sup>9)</sup>	max. 10)		
Active mode	12 MHz 16 MHz 24 MHz	$I_{\rm CC}$ $I_{\rm CC}$ $I_{\rm CC}$	11.0 13.7 19.1	14.8 18.2 25	mA mA mA	4)
Idle mode	12 MHz 16 MHz 24 MHz	$I_{\rm CC}$ $I_{\rm CC}$ $I_{\rm CC}$	5.8 6.9 9.1	8.1 9.6 12.8	mA mA mA	5)
Active mode with slow-down enabled	12 MHz 16 MHz 24 MHz	$I_{\rm CC}$ $I_{\rm CC}$ $I_{\rm CC}$	4.2 4.9 6.3	6.1 7.0 8.8	mA mA mA	6)
Power-down mode	•	$I_{ t PD}$	10	30	μΑ	3)

- 1) Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the  $V_{\rm OL}$  of ALE and ports1, 3, 4, and 5. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading > 100 pF), the noise pulse on ALE line may exceed 0.8 V. In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt-trigger strobe input.
- 2) Capacitive loading on ports 0 and 2 may cause the  $V_{\rm OH}$  on ALE and  $\overline{\rm PSEN}$  to momentarily fall below the 0.9  $V_{\rm CC}$  specification when the address lines are stabilizing.
- 3)  $I_{\text{PD}}$  (power-down mode) is measured under following conditions:  $\overline{\text{EA}} = \text{Port 0} = \text{Port 6} = V_{\text{CC}}$ ;  $\overline{\text{RESET}} = V_{\text{CC}}$ ; XTAL1 = N.C.;  $\overline{\text{PE}} = \text{XTAL2} = V_{\text{SS}}$ ;  $V_{\text{AGND}} = V_{\text{SS}}$ ;  $V_{\text{AREF}} = V_{\text{CC}}$ ; all other pins are disconnected. The typical  $I_{\text{PD}}$  current is measured at  $V_{\text{CC}} = 5\text{V}$ .
- 4)  $I_{\rm CC}$  (active mode) is measured with: XTAL2 driven with  $t_{\rm CLCH}$ ,  $t_{\rm CHCL}$  = 5 ns ,  $V_{\rm IL}$  =  $V_{\rm SS}$  + 0.5 V,  $V_{\rm IH}$  =  $V_{\rm CC}$  0.5 V; XTAL1 = N.C.;  $\overline{\rm EA}$  = Port 0 = Port 6 =  $V_{\rm CC}$ ;  $\overline{\rm RESET}$  =  $V_{\rm SS}$ ; all other pins are disconnected.
- 5)  $I_{\rm CC}$  (idle mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL2 driven with  $t_{\rm CLCH}$ ,  $t_{\rm CHCL}$  = 5 ns,  $V_{\rm IL}$  =  $V_{\rm SS}$  + 0.5 V,  $V_{\rm IH}$  =  $V_{\rm CC}$  0.5 V; XTAL1 = N.C.;  $\overline{\rm EA}$  = Port 0 = Port 6 =  $V_{\rm CC}$ ;  $\overline{\rm RESET}$  =  $V_{\rm CC}$ ; all other pins are disconnected;
- 6)  $I_{\rm CC}$  (active mode with slow-down mode) is measured with : XTAL2 driven with  $t_{\rm CLCH}$ ,  $t_{\rm CHCL}$  = 5 ns ,  $V_{\rm IL}$  =  $V_{\rm SS}$  + 0.5 V,  $V_{\rm IH}$  =  $V_{\rm CC}$  0.5 V; XTAL1 = N.C.;  $\overline{\rm EA}$  = Port 0 = Port 6 =  $V_{\rm CC}$ ;  $\overline{\rm RESET}$  =  $V_{\rm CC}$ ; all other pins are disconnected; the microcontroller is put into slow-down mode by software; all peripheral units are not activated.
- 7) Overload conditions occur if the standard operating conditions are exceeded, ie. the voltage on any pin exceeds the specified range (i.e.  $V_{\rm OV} > V_{\rm CC}$  + 0.5 V or  $V_{\rm OV} < V_{\rm SS}$  0.5 V). The supply voltage  $V_{\rm CC}$  and  $V_{\rm SS}$  must remain within the specified limits. The absolute sum of input currents on all port pins may not exceed 50 mA.
- 8) Not 100% tested, guaranteed by design characterization
- 9) The typical  $I_{\rm CC}$  values are periodically measured at  $T_{\rm A}$  = +25 °C and  $V_{\rm CC}$  = 5 V but not 100% tested.
- 10)The maximum  $I_{\rm CC}$  values are measured under worst case conditions ( $T_{\rm A}$  = 0 °C or -40 °C and  $V_{\rm CC}$  = 5.5 V)



### **ICC Diagram**

### 10.3 A/D Converter Characteristics

 $V_{\rm CC} - 0.25~{\rm V} \leq V_{\rm AREF} \leq V_{\rm CC} + 0.1~{\rm V}~; \quad V_{\rm SS} - 0.1~{\rm V} \leq V_{\rm AGND} \leq V_{\rm SS} + 0.2~{\rm V}; \quad V_{\rm IntAREF} - V_{\rm IntAGND} \geq 1~{\rm V};$ 

Parameter	Symbol	Limit Values		Unit	Test Condition	
		min. max.				
Analog input voltage	$V_{AIN}$	$V_{AGND}$ - $0.2$	V <sub>AREF</sub> + 0.2	V	1)	
A/D converter input clock	t <sub>IN</sub>	_	2 x t <sub>CLCL</sub>	ns		
Sample time	$t_{\rm S}$	_	40 x t <sub>IN</sub>	ns	2)	
Conversion cycle time	$t_{ADCC}$	_	72 x t <sub>IN</sub>	ns	3)	
Total unadjusted error	$T_{\sf UE}$	_	± 1	LSB	$V_{\rm IntAREF} = V_{\rm AREF} = { m V_{CC}}$ $V_{\rm IntAGND} = V_{\rm AGND} = { m V_{SS}}^{4)}$	
Internal resistance of reference voltage source	$R_{AREF}$	_	4 x t <sub>IN</sub> /500 - 1	kΩ	t <sub>IN</sub> in [ns] <sup>5) 6)</sup>	
Internal resistance of analog source	$R_{ASRC}$	_	t <sub>S</sub> / 500 - 1	kΩ	t <sub>S</sub> in [ns] <sup>2) 6)</sup>	
ADC input capacitance	$C_{AIN}$	_	45	pF	6)	

#### Notes:

- 1)  $V_{AIN}$  may exeed  $V_{AGND}$  or  $V_{AREF}$  up to the absolute maximum ratings. However, the conversion result in these cases will be  $00_H$  or  $FF_H$ , respectively.
- 2) During the sample time the input capacitance C<sub>AIN</sub> can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach their final voltage level within t<sub>S</sub>. After the end of the sample time t<sub>S</sub>, changes of the analog input voltage have no effect on the conversion result.
- This parameter includes the sample time t<sub>S</sub> and the conversion time t<sub>CO</sub>. The values for the conversion clock t<sub>ADC</sub> is always 4 x t<sub>IN</sub>.
- 4) T<sub>UE</sub> is tested at V<sub>AREF</sub> = 5.0 V, V<sub>AGND</sub> = 0 V, V<sub>CC</sub> = 4.9 V. It is guaranteed by design characterization for all other voltages within the defined voltage range.
  If an overload condition occurs on maximum 2 not selected analog input pins and the absolute sum of input overload currents on all analog input pins does not exceed 10 mA, an additional conversion error of 1/2 LSB is permissible.
- 5) During the conversion the ADC's capacitance must be repeatedly charged or discharged. The internal resistance of the reference source must allow the capacitance to reach their final voltage level within the indicated time. The maximum internal resistance results from the programmed conversion timing.
- 6) Not 100% tested, but guaranteed by design characterization.

### 10.4 AC Characteristics (16 MHz)

 $V_{\rm CC}$  = 5 V + 10%, - 15%;  $V_{\rm SS}$  = 0 V

 $T_{\rm A} = 0 \text{ to } 70 \,^{\circ}\text{C}$ 

for the SAB-C515

 $T_{\rm A} = -40 \text{ to } 85 \,^{\circ}\text{C}$  $T_{\rm A} = -40 \text{ to } 110 \,^{\circ}\text{C}$ 

for the SAF-C515 for the SAH-C515

( $C_L$  for port 0, ALE and  $\overline{\text{PSEN}}$  outputs = 100 pF;  $C_L$  for all other outputs = 80 pF)

### **Program Memory Characteristics**

Parameter	Symbol	Limit Values				Unit
		16 MHz Clock		Variable Clock 1/t <sub>CLCL</sub> = 1 MHz to 16 MHz		
		min.	max.	min.	max.	
ALE pulse width	t <sub>LHLL</sub>	85	_	2t <sub>CLCL</sub> - 40	_	ns
Address setup to ALE	t <sub>AVLL</sub>	33	_	t <sub>CLCL</sub> - 30	_	ns
Address hold after ALE	t <sub>LLAX</sub>	28	_	t <sub>CLCL</sub> - 35	_	ns
ALE low to valid instruction in	t <sub>LLIV</sub>	_	150	_	$4t_{\text{CLCL}} - 100$	ns
ALE to PSEN	$t_{LLPL}$	38	_	t <sub>CLCL</sub> – 25	_	ns
PSEN pulse width	$t_{PLPH}$	153	_	$3t_{\text{CLCL}} - 35$	_	ns
PSEN to valid instruction in	$t_{PLIV}$	_	88	_	$3t_{\text{CLCL}} - 100$	ns
Input instruction hold after PSEN	$t_{PXIX}$	0	_	0	_	ns
Input instruction float after PSEN	$t_{PXIZ}^{*)}$	_	43	_	t <sub>CLCL</sub> - 20	ns
Address valid after PSEN	$t_{PXAV}^{*)}$	55	_	<i>t</i> <sub>CLCL</sub> – 8	_	ns
Address to valid instruction in	t <sub>AVIV</sub>	_	198	_	5t <sub>CLCL</sub> - 115	ns
Address float to PSEN	$t_{AZPL}$	0	_	0	_	ns

<sup>\*)</sup> Interfacing the C515 to devices with float times up to 55 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

### **CLKOUT Timing**

Parameter	Symbol	Limit Values				Unit
		16 MHz Clock		Variable Clock $1/t_{CLCL} = 3.5 \text{ MHz to } 16 \text{ MHz}$		
		min.	max.	min.	max.	
ALE to CLKOUT	$t_{LLSH}$	398	-	$7 t_{\text{CLCL}} - 40$	_	ns
CLKOUT high time	$t_{SHSL}$	85	_	2 t <sub>CLCL</sub> - 40	_	ns
CLKOUT low time	$t_{\sf SLSH}$	585	-	10 t <sub>CLCL</sub> - 40	_	ns
CLKOUT low to ALE high	$t_{\sf SLLH}$	23	103	$t_{\text{CLCL}} - 40$	<i>t</i> <sub>CLCL</sub> + 40	ns

### AC Characteristics (16 MHz) (cont'd)

### **External Data Memory Characteristics**

Parameter	Symbol	Limit Values				Unit
		_	MHz ock		le Clock Hz to 16 MHz	
		min.	max.	min.	max.	
RD pulse width	$t_{RLRH}$	275	_	6 <i>t</i> <sub>CLCL</sub> – 100	_	ns
WR pulse width	$t_{WLWH}$	275	_	$6t_{\text{CLCL}} - 100$	_	ns
Address hold after ALE	t <sub>LLAX2</sub>	90	_	$2t_{\text{CLCL}} - 35$	_	ns
RD to valid data in	$t_{RLDV}$	_	148	_	5t <sub>CLCL</sub> - 165	ns
Data hold after RD	$t_{RHDX}$	0	_	0	_	ns
Data float after RD	$t_{RHDZ}$	_	55	_	$2t_{\text{CLCL}} - 70$	ns
ALE to valid data in	$t_{LLDV}$	_	350	_	$8t_{\text{CLCL}} - 150$	ns
Address to valid data in	$t_{AVDV}$	_	398	_	9t <sub>CLCL</sub> - 165	ns
ALE to WR or RD	$t_{LLWL}$	138	238	$3t_{\text{CLCL}} - 50$	$3t_{\text{CLCL}} + 50$	ns
Address valid to WR or RD	t <sub>AVWL</sub>	120	_	$4t_{\rm CLCL} - 130$	_	ns
WR or RD high to ALE high	$t_{WHLH}$	23	103	$t_{\rm CLCL} - 40$	<i>t</i> <sub>CLCL</sub> + 40	ns
Data valid to WR transition	$t_{QVWX}$	13	_	$t_{\rm CLCL} - 50$	_	ns
Data setup before WR	$t_{\sf QVWH}$	288	_	7t <sub>CLCL</sub> - 150	_	ns
Data hold after WR	$t_{WHQX}$	13	_	t <sub>CLCL</sub> - 50	_	ns
Address float after RD	$t_{RLAZ}$	_	0	_	0	ns

#### **External Clock Drive Characteristics**

Parameter	Symbol		Unit	
		Fred		
		min.	max.	
Oscillator period	$t_{CLCL}$	62.5	1000	ns
High time	$t_{CHCX}$	20	$t_{CLCL} - t_{CLCX}$	ns
Low time	$t_{CLCX}$	20	$t_{CLCL} - t_{CHCX}$	ns
Rise time	$t_{CLCH}$	_	20	ns
Fall time	$t_{CHCL}$	_	20	ns

#### 10.5 **AC Characteristics (24 MHz)**

 $V_{\mathrm{CC}}$  = 5 V + 10%, - 15%;  $V_{\mathrm{SS}}$  = 0 V

 $T_{\rm A}$  = 0 to 70 °C

for the SAB-C515

 $T_{A} = -40 \text{ to } 85 \text{ }^{\circ}\text{C}$   $T_{A} = -40 \text{ to } 110 \text{ }^{\circ}\text{C}$ 

for the SAF-C515 for the SAH-C515

( $C_L$  for port 0, ALE and PSEN outputs = 100 pF;  $C_L$  for all other outputs = 80 pF)

#### **Program Memory Characteristics**

Parameter	Symbol	Limit Values				Unit
			MHz ock	Variable Clock 1/t <sub>CLCL</sub> = 1 MHz to 24 MHz		
		min.	max.	min.	max.	
ALE pulse width	t <sub>LHLL</sub>	43	_	$2t_{\text{CLCL}} - 40$	_	ns
Address setup to ALE	$t_{AVLL}$	17	_	t <sub>CLCL</sub> – 25	_	ns
Address hold after ALE	$t_{LLAX}$	17	_	t <sub>CLCL</sub> - 25	_	ns
ALE low to valid instruction in	$t_{LLIV}$	_	80	_	$4t_{\text{CLCL}} - 87$	ns
ALE to PSEN	$t_{LLPL}$	22	_	t <sub>CLCL</sub> – 20	_	ns
PSEN pulse width	$t_{PLPH}$	95	_	$3t_{\text{CLCL}} - 30$	_	ns
PSEN to valid instruction in	$t_{PLIV}$	_	60	_	$3t_{\text{CLCL}} - 65$	ns
Input instruction hold after PSEN	$t_{PXIX}$	0	_	0	_	ns
Input instruction float after PSEN	$t_{PXIZ}^{*)}$	_	32	_	<i>t</i> <sub>CLCL</sub> – 10	ns
Address valid after PSEN	$t_{PXAV}^{*)}$	37	_	$t_{\text{CLCL}} - 5$	_	ns
Address to valid instruction in	t <sub>AVIV</sub>	_	148	_	5t <sub>CLCL</sub> - 60	ns
Address float to PSEN	$t_{\sf AZPL}$	0	_	0	_	ns

<sup>\*)</sup> Interfacing the C501 to devices with float times up to 37 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

#### **CLKOUT Timing**

Parameter	Symbol	Symbol Limit Values					
		24 MHz Clock		Variable Clock $1/t_{CLCL} = 3.5 \text{ MHz to } 24 \text{ MHz}$			
		min.	max.	min.	max.	1	
ALE to CLKOUT	t <sub>LLSH</sub>	252	_	7 t <sub>CLCL</sub> – 40	_	ns	
CLKOUT high time	$t_{SHSL}$	43	_	2 t <sub>CLCL</sub> – 40	_	ns	
CLKOUT low time	t <sub>SLSH</sub>	377	_	10 t <sub>CLCL</sub> - 40	_	ns	
CLKOUT low to ALE high	t <sub>SLLH</sub>	2	82	$t_{\text{CLCL}} - 40$	<i>t</i> <sub>CLCL</sub> + 40	ns	


### AC Characteristics (24 MHz) (cont'd)

### **External Data Memory Characteristics**


Parameter	Symbol		Limit Values				
			MHz ock			MHz	
		min.	max.	min.	max.		
RD pulse width	$t_{RLRH}$	180	_	$6t_{\text{CLCL}} - 70$	_	ns	
WR pulse width	t <sub>WLWH</sub>	180	_	$6t_{\text{CLCL}} - 70$	_	ns	
Address hold after ALE	t <sub>LLAX2</sub>	48	_	$2t_{\text{CLCL}} - 35$	_	ns	
RD to valid data in	$t_{RLDV}$	_	118	_	$5t_{\text{CLCL}} - 90$	ns	
Data hold after RD	$t_{RHDX}$	0	_	0	_	ns	
Data float after RD	$t_{RHDZ}$	_	63	_	$2t_{\text{CLCL}} - 20$	ns	
ALE to valid data in	$t_{LLDV}$	_	200	_	8t <sub>CLCL</sub> - 133	ns	
Address to valid data in	$t_{\sf AVDV}$	_	220	_	9t <sub>CLCL</sub> - 155	ns	
ALE to WR or RD	$t_{LLWL}$	75	175	$3t_{\text{CLCL}} - 50$	$3t_{\text{CLCL}} + 50$	ns	
Address valid to WR or RD	$t_{\sf AVWL}$	67	_	4t <sub>CLCL</sub> - 97	_	ns	
WR or RD high to ALE high	$t_{WHLH}$	17	67	t <sub>CLCL</sub> – 25	<i>t</i> <sub>CLCL</sub> + 25	ns	
Data valid to WR transition	$t_{QVWX}$	5	_	$t_{\text{CLCL}} - 37$	_	ns	
Data setup before WR	$t_{\sf QVWH}$	170	_	7t <sub>CLCL</sub> - 122	_	ns	
Data hold after WR	$t_{WHQX}$	15	-	t <sub>CLCL</sub> – 27	_	ns	
Address float after RD	$t_{RLAZ}$	_	0	_	0	ns	

#### **External Clock Drive Characteristics**


Parameter	Symbol		Unit	
		Free		
		min.	max.	
Oscillator period	$t_{CLCL}$	41.7	1000	ns
High time	$t_{CHCX}$	12	$t_{CLCL} - t_{CLCX}$	ns
Low time	$t_{CLCX}$	12	$t_{ m CLCL} - t_{ m CHCX}$	ns
Rise time	$t_{CLCH}$	_	12	ns
Fall time	$t_{CHCL}$	_	12	ns




**Program Memory Read Cycle** 




**Data Memory Read Cycle** 



**Data Memory Write Cycle** 



### **CLKOUT Timing**




**External Clock Drive on XTAL2** 



#### 10.6 ROM Verification Characteristics for the C515-1R

#### **ROM Verification Mode 1**


Parameter	Symbol	Limit '	<b>Values</b>	Unit
		min.	max.	
Address to valid data	$t_{AVQV}$	_	10 t <sub>CLCL</sub>	ns



**ROM Verification Mode 1** 


#### **ROM Verification Mode 2**

Parameter	Symbol		Unit		
		min.	typ	max.	
ALE pulse width	$t_{AWD}$	_	2 t <sub>CLCL</sub>	_	ns
ALE period	$t_{ACY}$	_	12 t <sub>CLCL</sub>	_	ns
Data valid after ALE	$t_{DVA}$	_	_	4 t <sub>CLCL</sub>	ns
Data stable after ALE	$t_{DSA}$	8 t <sub>CLCL</sub>	_	_	ns
P3.5 setup to ALE low	$t_{AS}$	_	$t_{CLCL}$	_	ns
Oscillator frequency	1/ t <sub>CLCL</sub>	1	_	24	MHz




**ROM Verification Mode 2** 






AC Inputs during testing are driven at  $V_{\rm CC}$  - 0.5 V for a logic '1' and 0.45 V for a logic '0'. Timing measurements are made at  $V_{\rm IHmin}$  for a logic '1' and  $V_{\rm ILmax}$  for a logic '0'.

#### **AC Testing: Input, Output Waveforms**




For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded  $V_{\rm OH}/V_{\rm OL}$  level occurs.  $I_{\rm OL}/I_{\rm OH} \ge \pm$  20 mA

#### **AC Testing: Float Waveforms**



#### **Recommended Oscillator Circuits for Crystal Oscillator**

#### 10.7 Package Information (P-LCC-68)




#### **Sorts of Packing**

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information"

SMD = Surface Mounted Device

Dimensions in mm

### 10.8 Package Information (P-MQFP-80)



#### **Sorts of Packing**

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information"

SMD = Surface Mounted Device

Dimensions in mm

11	Index	COCAH0	3-7, <b>6-28</b>
A		COCAH1	3-7, <b>6-2</b> 8
A	A/D	COCAH2	3-7, <b>6-28</b>
	A/D converter6-57–6-68	COCAH3	3-7, <b>6-28</b>
	Conversion timing6-66–6-68	COCAL0	3-7, <b>6-2</b> 8
	General operation 6-57	COCAL1	3-7, <b>6-2</b> 8
	Programmable reference voltages . 6-62-	COCAL2	3-7, <b>6-2</b> 8
	6-65	COCAL3	3-7, <b>6-28</b>
	Registers 6-59–6-61	CPU	
	A/D converter characteristics 10-5	Accumulator	
	Absolute maximum ratings 10-1	B register	
	AC <b>2-3</b> , 3-7	Basic timing	
	AC characteristics10-6–10-16	Fetch/execute diagram .	
	16 MHz timing10-6–10-7	Functionality	
	24 MHz timing	Program status word	
	CLKOUT timing	Stack pointer	
	Data memory read cycle 10-11	CPU timing	
	Data memory write cycle 10-12	CRCH	
	External clock timing 10-13	CRCL	3-4, 3-7, <b>6-26</b>
	Program memory read cycle 10-10	CY	<b>2-3</b> , 3-7
	ROM verification mode 1 10-14	D	
	ROM verification mode 2 10-15	DAPR	3-4 3-7 <b>6-62</b>
	AC Testing	DC characteristics	
	Float waveforms 10-16	Device characteristics	
	Input/output waveforms 10-16	DPH	
	ACC	DPL	
	ADCON 3-4, 3-5, 3-7, 5-6, 6-44, <b>6-59</b>	E	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	ADDAT	EADC	3-6 <b>6-61 7-</b> 5
	ADM	EAL	
_	ALE signal 4-4	EALE	
В		Emulation concept	
	B3-4, 3-7	ES	
	Basic CPU timing 2-4	ET0	
	BD	ET1	
	Block diagram 2-1	ET2	
_	BSY3-7, <b>6-59</b>	EX0	
C		EX1	
	C/T	EX2	
	CCEN 3-4, 3-7, <b>6-28</b>	EX3	
	CCH1 3-4, 3-7, <b>6-31</b>	EX4	
	CCH2 3-4, 3-7, <b>6-31</b>	EX5	
	CCH3 3-4, 3-7, <b>6-31</b>	EX6	
	CCL1	Execution of instructions	
	CCL2	EXEN2	
	CCL3	EXF2	
	CLK	External bus interface	
	CLKOUT	ALE signal	

	Overlapping of data/program memory 4-3	External interrupts
	Program memory access 4-3	Handling procedure
	Program/data memory timing 4-2	Priority registers7-1
	PSEN signal 4-3	Priority within level structure7-12
	Role of P0 and P2 4-1	Request flags
F		Response time7-17
	F0 <b>2-3</b> , 3-7	Sources and vector addresses 7-14
	F1 <b>2-3</b> , 3-7	IP0
	Fail save mechanisms 8-1–8-4	IP1 3-4, 3-6, <b>7-1</b> 1
	Features	IRCON 3-4, 3-7, 6-27, 6-61, <b>7-8</b>
	Functional units 1-1	IT0
	Fundamental structure 2-1	IT1
G		L
	GATE	Logic symbol
	GF0	M
	GF1	M0
Н	•	M1
,,		Memory organization3-1–3-2
,	Hardware reset 5-1	Data memory
<i> </i>		General purpose registers
	I/O ports	Memory map
	l2FR	Program memory3-2
	13FR	MX0
	IADC	MX1
	IDLE	MX2
	Idle mode	MX2-0
	IDLS	0
	IE0	Oscillator operation 5-4–5-5
	IE1	External clock source
	IEN0 3-4, 3-5, 3-6, 6-27, <b>7-4</b> , 8-4	On-chip oscillator circuitry
	IEN13-4, 3-5, 3-6, 6-27, 6-61, <b>7-5</b> , 8-4	Recommended oscillator circuit5-4
	IEX2	OV
	IEX4	<b>P</b>
	IEX5	P
	IEX6	P0
	INTO	P1
	INT1	P2
	INT2	P33-5, 3-6
	INT3	P4
	INT4	P5
	INT5	P6
	INT6	Package information (P-LCC-68) 10-17
	Interrupt system	Package information (P-MQFP-80)10-18
	Interrupts	Parallel I/O 6-1–6-13
	Block diagram	PCON
	Enable registers	PDE
	<u> </u>	, -

	PDS	S		
	Pin configuration 1-4		SBUF	3-5, 3-6, <b>6-43</b>
	P-MQFP-80 package 1-4, 1-5			3-4, 3-5, 3-6, <b>6-43</b> , 7-10
	Pin definitions and functions1-6–1-10			3-6, <b>9-2</b>
	Ports6-1–6-13			ART)6-41–6-56
	Alternate functions 6-2		,	ion 6-44
	Loading and interfacing 6-12		•	ud rate generator6-46
	Output driver circuitry 6-9–6-10			6-46
	Output/input sample timing 6-11			mmunication6-42
	Read-modify-write operation 6-13		•	) 6-48–6-50
	Types and structures 6-1		. •	l 6-51–6-53
	Port 0 circuitry 6-5			2 and 3 6-54–6-56
	Port 1/3/4/5 circuitry 6-6			6-42–6-43
	Port 2 circuitry 6-7		•	
	Standard I/O port circuitry6-3-6-4			
	Power down mode 9-6			3-6, 6-43, <b>6-43</b>
	Entry procedure 9-6			
	Exit procedure 9-6			3-6, <b>6-4</b> 4
	Power saving modes 9-1–9-7			
	Control register 9-2			egisters
	Hardware enable 9-1		•	rdered 3-6–3-7
	Idle mode			order 3-4–3-5
	Power down mode 9-6			
	Slow down mode 9-5			3-4, 3-6, <b>4-4</b>
	State of pins 9-7			t 5-6–5-7
	Power supply current 10-3–10-4	T	-,	
	PSEN signal 4-3	•	TO	
	PSW <b>2-3</b> , 3-4, 3-7			
R				
	RB8			
	RD			. 3-4, 3-5, 3-7, <b>6-25</b> , 7-7
	Recommended oscillator circuits 10-16			
	REN			
	Reset			3-7, <b>6-25</b>
	Hardware reset timing 5-3			
	Reset circuitries 5-2			
	RI 3-6, <b>6-43</b> , 7-10			3-7, <b>6-25</b>
	ROM protection			3-6, <b>6-43</b>
	Protected ROM mode 4-7			3-4, 3-6, <b>6-16</b> , 7-6
	Protected ROM verification example . 4-8			3-4, 3-6, <b>6-16</b> , 7-6
	Protected ROM verify timing 4-7			
	Unprotected ROM mode 4-6			
	Unprotected ROM verify timing 4-6			
	RS0			3-4, 3-6, <b>6-15</b>
	RS1			3-4, 3-7, <b>6-26</b>
	RxD			3-4, 3-7, <b>0-2</b> 0
			1 11 11 51/00 UIILGI	

Timer/counter 0 and 16-14-6-21
Mode 0, 13-bit timer/counter 6-18
Mode 1, 16-bit timer/counter 6-19
Mode 2, 8-bit rel. timer/counter 6-20
Mode 3, two 8-bit timer/counter 6-21
Registers6-15–6-17
Timer/counter 2 6-22–6-40
Alternate port functions 6-22
Block diagram 6-23
Capture function 6-39–6-40
Compare function 6-31–6-36
Compare mode 0 6-31–6-34
Compare mode 1 6-35–6-36
Compare mode interrupts 6-37
General operation 6-29
Registers6-24–6-28
Reload mode 6-30
Timings
CLKOUT timing 10-13
Data memory read cycle 10-11
Data memory write cycle 10-12
External clock timing 10-13
Program memory read cycle 10-10
ROM verification mode 1 10-14
ROM verification mode 2 10-15
TL0
TL1 3-4, 3-6, <b>6-15</b>
TL2 3-5, 3-7, <b>6-26</b>
TMOD 3-4, 3-6, <b>6-17</b>
TR03-6, <b>6-16</b>
TR13-6, <b>6-16</b>
TxD
W
Watchdog timer 8-1–8-4
Block diagram 8-3
Control and status flags 8-4
General operation 8-1
Refreshing of the WDT 8-2
Reset operation 8-2
Starting of the WDT 8-1
WDT3-6, <b>8-4</b>
WDTS
WR 3-6