build your own iOS kernel debugger

@i41nbeer

bio

VR and exploit dev with Google Project Zero

Mostly XNU nowadays

Demo

history

KDP support was there in the iOS kernel

bootrom/kernel bug to set boot args

soldering iron to connect some wires to 30 pin dock connector breakout board



image: http://www.instructables.com/id/Apple-iOS-SerialUSB-Cable-for-Kernel-Debugging/

now:

ARM64 iOS kernel KDP won't work

Kernel text not (supposed to be) modifiable; no breakpoint instructions

exception vector for EL1 breakpoints doesn't work

no real serial port

we'll reach this code if a hardware breakpoint fires while in the kernel

```
void
sleh synchronous(arm_context t *context, uint32_t esr, vm_offset_t far)
 esr_exception_class_t class = ESR_EC(esr);
 arm saved state t
                    *state = &context->ss;
. . .
 switch (class) {
                                                                 What effect does this actually have?
 case ESR EC BKPT REG MATCH EL1:
   if (FSC DEBUG FAULT == ISS SSDE FSC(esr)) {
      kprintf("Hardware Breakpoint Debug exception from kernel. Hanging here (by design).\n");
     for (;;);
      unreachable ok push
     DebuggerCall(EXC BREAKPOINT, &context->ss);
     break;
      unreachable ok pop
    panic("Unsupported Class %u event code. state=%p class=%u esr=%u far=%p",
          class, state, class, esr, (void *)far);
    assert(0); /* Unreachable */
    break;
```

ideas

we'll look at the relevant manual pages

if we could get a hw breakpoint to fire in EL1


then we could cause that core to enter an infinite loop

what does it mean for us to infinite loop here?

crucially: will the scheduler still schedule us off the core?

can we stop it? if we do get scheduled off, what state is stored and where? can we modify it (safely)

what could we do if we can?



This talk & tool

how to get to that infinite loop, and back out again!

use that to build a kernel debugger for all iOS devices

prerequisites

must work on stock devices

must work with regular equipment (no fancy cables)

must not require KPP/KTRR defeat


must still be a bit useful

must be reasonably easy to use

connect with a normal debugging client (eg lldb)

part of the motivation is to show that if you can implement a kernel debugger without modifying code, you can certainly do whatever your malware/APT implant/whatever wants to

at least: set breakpoint, view and modify register & memory state when hit, continue



exception levels in iOS


Exception level restricts:

- * system register access
- * what instructions may trap

For an OS to do anything interesting it must transition between these levels

exceptions are the only thing which cause transitions

fundamental to understand them



A10, A11 A7, A8, A9

iPhone 7+ iPhone 5S...iPhone 6S

Exceptions

Cause transitions upwards

(or sometimes to the same level)

Synchronous	syscall, memory abort, trapped instruction, breakpoint, watchpoint
IRQ	hardware events
FIQ	hardware events (iOS: hardware timers)
SError	KPP: secure monitor error You are panicking if you get one of these

EL3 EL2 EL1 EL0


secure monitor

hypervisor

kernel

userspace

System Registers



The _ELx suffix is the lowest exception level with access to the register (typically read/write, sometimes only read)

System Registers

read from a system register:

write to a system register:

not to be confused with intel MSR (model-specific registers.)

VBAR ELX type source VBAR ELx doesn't point to an array of pointers! Synchronous IRQ same EL running with SP 0 FIQ SError synchronous exception from EL0: Synchronous same EL IRQ Lel0 synchronous vector 64: running with SP x EL0 64 VECTOR FIQ where x > 0mrs x1, TPIDR EL1 **SError Synchronous** mov sp, x1 lower EL **IRQ** where the EL below target add x1, x1, fleh synchronous@pageoff FIQ runs AArch64 b fleh dispatch64 **SError Synchronous** lower EL **IRQ** where the EL below target FIQ runs AArch32 different now - find me after the talk... SError

It's an array of 16 0x80 byte code chunks


ARM64 XNU VBAR EL1 entry for

locore.s

ldr x1, [x1, TH KSTACKPTR] adrp x1, fleh synchronous@page

> this is from the era before speculative execution side channels - it's a little

VBAR_ELx



in iOS 11, this is empty

32-bit really is gone!

VBAR_EL1 + 0x400:

stp x0, x1, [sp, #-16]!

SP_EL1 is the cpu core's exception stack pointer - not per-thread set in start_cpu

this is just temporarily spilling two registers


sp is not a simple register. It aliases one of four actual hardware registers.

when an exception is taken sp will alias the SP_ELx for the EL which the exception was taken to.


generally all code, regardless of EL actually runs on SP EL0 most of the time

this makes handling nested exceptions easier

again, this is from a more innocent time, there's another step now...




when exception is taken, SP aliases the SP for the target EL. Setting SPSel to 0 switches SP to alias SP_EL0 (SPSel is a flag, not an index)




cpu exception stack:

userspace X0
userspace X1




cpu exception stack:

userspace X0
userspace X1





arm_context_t

```
struct arm context {
                                        struct arm saved state64 {
 struct arm_saved_state ss;
                                            uint64 t x[29];
 struct arm neon saved state ns;
                                            uint64 t fp;
                                            uint64 t lr;
};
                                            uint64 t sp;
                                            uint64 t pc;
struct arm saved state {
                                            uint32 t cpsr;
 arm state hdr t ash;
                                            uint32 t reserved;
 union {
                                            uint64 t far;
   struct arm saved state32 ss 32;
   struct arm saved_state64 ss_64;
                                            uint32 t esr;
                                            uint32 t exception;
 } uss;
} attribute ((aligned(16)));
                                        };
```



we've saved the userspace stack pointer to the thread's userspace saved context area





are now "running on SP0" for the purposes of another exception happening now

DECLARE("TH_KSTACKPTR",

```
skip forwards a bit:...
                                                              SP
                                                                                       direct access via
mov x0, sp
                                                                                       system registers:
mrs x1, TPIDR EL1 read the thread register
                                                                                            SP EL0
ldr x1, [x1, TH_KSTACKPTR]
                                                                                            SP EL1
                                                       SPSel
                  load the thread's kernel stack pointer
mov sp, x1
                                                                                            SP EL2
          pivot to the thread's
                                                                                            SP EL3
          kernelstack
```

```
machine_stack_attach:
thread->machine.kstackptr = stack + kernel_stack_size - sizeof(struct thread_kernel_state);
```

offsetof(struct thread, machine.kstackptr));

```
skip forwards a bit:
                              saves remaining general purpose
SPILL REGISTERS:
                              registers to region pointed to by X0
stp x2, x3, [x0, SS64_X2]
                              (for syscall case this is ACT_CONTEXT)
stp x4, x5, [x0, SS64 X4]
stp q2, q3, [x0, NS64_Q2]
mrs lr, ELR EL1
                               spill things which aren't real registers
mrs x23, SPSR EL1
                               exception link register becomes saved PC
mrs x24, FPSR
                               saved program state register becomes saved current program state
mrs x25, FPCR
str 1r, [x0, SS64 PC]
str w23, [x0, SS64_CPSR]
str w24, [x0, NS64_FPSR]
str w25, [x0, NS64 FPCR]
```

low level exception handling in XNU for

again, this is from a more innocent time, there's another step now...

ARM64	locore.
,	

hand-written assembly

* switch to SP0

* switch away from per-cpu exception stack to thread kernel stack

* jump to fleh dispatch

fleh dispatch

first level exception

stub in vector table

locore.s hand-written assembly

* spill register state

* indirect jump to fleh

handler dispatcher **FLEH**

SLEH

handler

locore.s first level exception hand-written assembly handler

sleh.c second level exception c code

* load regs for a c function call

* handle the exception

last chunk of assembly code before we call into C

```
fleh_synchronous:
                                load the second and third arguments for
              x1, ESR EL1
    mrs
                                sleh synchronous
              x2, FAR EL1
    mrs
          w3, w1, #(ESR_EC_MASK)
     and
     1sr w3, w3, #(ESR EC SHIFT)
              w4, #(ESR EC IABORT EL1)
    mov
    cmp
             w3, w4
    b.eq Lfleh sync load lr
Lvalid_link_register:
                                       first argument (X0) is still the ACT CONTEXT
                                       (userspace state)
    PUSH_FRAME
     bl
              EXT(sleh synchronous)
    POP FRAME
```

```
mrs x1, ESR_EL1
                                                                           mrs x2, FAR EL1
void
sleh synchronous(arm_context_t *context, uint32_t esr, vm_offset_t far)
 esr_exception_class_t
                          class = ESR_EC(esr);
  arm_saved_state_t
                             *state = &context->ss;
 /* Inherit the interrupt masks from previous context */
 if (SPSR_INTERRUPTS_ENABLED(get_saved_state_cpsr(state)))
   ml set interrupts enabled(TRUE);
  switch (class) {
  case ESR_EC_SVC_64:
   if (!is_saved_state64(state) ||
        !PSR64_IS_USER(get_saved_state_cpsr(state)))
                                                                this is the syscall handler
     panic("Invalid SVC_64 context");
   handle svc(state);
    break;
```


```
void
sleh synchronous(arm_context t *context, uint32_t esr, vm_offset_t far)
  esr_exception_class_t
                             class = ESR EC(esr);
  arm saved state t
                              *state = &context->ss;
                                        this is a data-abort ("segfault" for non-instruction load/store)
  switch (class) {
  case ESR EC DABORT ELO:
    handle abort(state, esr, far, recover, inspect data abort, handle user abort);
    assert(0); /* Unreachable */
                                           eventually this gets turned into a mach message
                                           sent to the task's exception ports, and it's that
   if this thread does survive the
                                           state which will be modified
   abort (a registered exception
   handler returns success) it will
   return to userspace directly via
   thread_exception_return
```

we'll reach this code if a hardware breakpoint fires while in the kernel

```
void
sleh_synchronous(arm_context_t *context, uint32_t esr, vm_offset_t far)
 esr_exception_class_t class = ESR_EC(esr);
 arm saved state t
                    *state = &context->ss;
. . .
 switch (class) {
 case ESR_EC_BKPT_REG_MATCH_EL1:
   if (FSC DEBUG FAULT == ISS SSDE FSC(esr)) {
      kprintf("Hardware Breakpoint Debug exception from kernel. Hanging here (by design).\n");
     for (;;);
     unreachable ok push
     DebuggerCall(EXC BREAKPOINT, &context->ss);
     break;
      unreachable ok pop
   panic("Unsupported Class %u event code. state=%p class=%u esr=%u far=%p",
          class, state, class, esr, (void *)far);
    assert(0); /* Unreachable */
    break;
```

VBAR_EL1 differences for SYNC **EL1**_SP0 to EL1

this means a synchronous exception which originated in the kernel, like a hardware breakpoint exception! cpu will switch SP to alias SP_EL1 for us, so we're on the core's exception stack now



first difference:

we could be here due to the kernel's stack pointer being wrong (eg stack overflow, stack buffer overflow) so we should probably try to detect that first:

make space on the per-core exception stack for a full register dump, just in case we will panic


stp x0, x1, [sp, SS64_X0]

do some checking to see if this could be a problem with the thread's kernel stack let's assume this is okay

VBAR_EL1 differences for SYNC **EL1**_SP0 to EL1

```
msr SPSel, #0 SWITCH וט אר_בב (which is the thread's kernel stack)
sub sp, sp, ARM_CONTEXT_SIZE
                                        make space on the
                                        thread's kernel stack
stp x0, x1, [sp, SS64_X0]
                                        for a full register dump
add x0, sp, ARM_CONTEXT_SIZE
                                fill in the correct sp
str x0, [sp, SS64_SP]
                                value
               set X0 to the base of
mov x0, sp
               that register save
```

area



VBAR_EL1 differences for FIQ **EL1_**SP0 to EL1

same as SYNC at first; still sets up a new frame on the SP_EL0 stack to hold the spilled state, but:


mrs x1, TPIDR_EL1

ldr x1, [x1, ACT_CPUDATAP]

ldr x1, [x1, CPU_ISTACKPTR]


mov sp, x1

switches to the per-core interrupt stack rather than staying on the kernel stack



Register spill	destinations
----------------	--------------

Synchronous EL0 to EL1	userspace state saved to thread's ACT_CONTEXT
Synchronous EL1_SP0 to EL1	kernel state saved to new frame on thread's kernel stack
FIQ EL1_SP0 to EL1	kernel state saved to new frame on thread's kernel stack



how to get hardware breakpoints to fire

read the manual:)

D2.4 Enabling debug exceptions from the current Exception level and Security state

Table D2-5 Whether debug exceptions are enabled from the current Exception level

Current Exception level	Breakpoint Instruction exceptions	All other debug exceptions		
Any Exception level that is higher than EL _D ^a	Enabled	Disabled		
EL_D	Enabled	Disabled if either of the following is true: • The Local (kernel) Debug Enable bit, MDSCR_EL1.KDE, is 0 • The Debug exception mask bit, PSTATE.D, is 1. Otherwise enabled. This means that a debugger must explicitly enable these debug exceptions from ELD by setting MDSCR_EL1.KDE to 1 and PSTATE.D to 0.		
Any Exception level that is lower than EL _D	Enabled	Enabled		

a. This includes EL3. EL3 is always higher than ELD.

—Note —		_		
PSTATE.D is set to	1 at reset	and on	exception	entry

structure of hardware breakpoint registers

D2.2 The debug exception enable controls

The enable controls for each debug exception are as follows:

Breakpoint Instruction exceptions

None. Breakpoint Instruction exceptions are always enabled.

Breakpoint exceptions

MDSCR_EL1.MDE, plus an enable control for each breakpoint, DBGBCR<n>_EL1.E.

Watchpoint exceptions

MDSCR_EL1.MDE, plus an enable control for each watchpoint, DBGWCR<n>_EL1.E.

Vector Catch exceptions

MDSCR_EL1.MDE.


Software Step exceptions

MDSCR_EL1.SS.

MDSCR_EL1

global enable bits; per core

Monitor Debug System Control Register



This field resets to a value that is architecturally UNKNOWN.

Hardware breakpoints

best thought of as 16 pairs of registers


Debug Breakpoint Value Register

Debug Breakpoint Control Register

DBGBVR<1..15>_EL1

DBGBCR<1..15>_EL1

addresses where we want hardware breakpoints to fire



PMC: privilege mode control:

Privilege mode control. Determines the Exception level or levels at which a Breakpoint debug event for breakpoint n is generated. This field must be interpreted along with the SSC and HMC fields, and there are constraints on the permitted values of the {HMC, SSC, PMC} fields. For more information see the DBGBCR<n>_EL1.SSC description.

For more information on the operation of the SSC, HMC, and PMC fields, see *Execution conditions* for which a breakpoint generates Breakpoint exceptions on page D2-1956.

This field resets to a value that is architecturally UNKNOWN.

setting hardware breakpoints

supported by the thread_set_state API

```
struct arm64 debug state state = {0};
  for (int i = 0; i < MAX_BREAKPOINTS; i++) {</pre>
    if (breakpoints[i] == 0) {
      continue:
    state.bvr[i] = breakpoints[i];
#define BCR BAS ALL (0xf << 5)
#define BCR E (1 << 0)
    state.bcr[i] = BCR BAS ALL | BCR E; // enabled
  kern return t err = thread set state(mach thread self(),
                                        ARM_DEBUG_STATE64,
                                        (thread state t)&state,
                                        sizeof(state)/4);
```

the kernel side of thread_set_state does check these flags, need some help from the kernel r/w...

setting hardware breakpoints

```
find the thread's DebugData
uint64 t DebugData = rk64(thread t addr + ACT DEBUGDATA OFFSET);
for (int i = 0; i < MAX BREAKPOINTS; i++) {</pre>
  if (breakpoints[i] == 0) {
    continue;
                                read the current bcr value for this BP
  uint32_t bcr = rk32(DebugData + offsetof(struct arm_debug_aggregate_state, ds64.bcr[i]));
                                         set the flag to fire the bp in all ELs
  bcr = ARM DBG CR MODE CONTROL ANY;
  wk32(DebugData + offsetof(struct arm_debug_aggregate_state, ds64.bcr[i]), bcr);
          actually set it in the thread's DebugData object
```

exception masking

Current Exception level	Breakpoint Instruction exceptions	All other debug exceptions
Any Exception level that is higher than EL _D ^a	Enabled	Disabled
EL _D	Enabled	Disabled if either of the following is true: • The Local (kerp to Leoug Enable bit, MDSCR_EL1.KDE, is 0) • The Local (kerp to Leoug Enable bit, MDSCR_EL1.KDE, is 0) • The Local (kerp to Leoug Enable bit, MDSCR_EL1.KDE, is 0) • The Local (kerp to Leoug Enable bit, MDSCR_EL1.KDE, is 0) • The Local (kerp to Leoug Enable bit, MDSCR_EL1.KDE, is 0) • The Local (kerp to Leoug Enable bit, MDSCR_EL1.KDE, is 0) • The Local (kerp to Leoug Enable bit, MDSCR_EL1.KDE, is 0) • The Local (kerp to Leoug Enable bit, MDSCR_EL1.KDE, is 0)
Any Exception level that is lower than EL _D	Enabled	Emoleu

PSTATE.D is set to 1 at reset and on exception entry.

XNU never clears PSTATE.D

How to unmask PSTATE.D

if we can't unmask PSTATE.D, nothing will work

can we ROP on every syscall entry?

can we move the VBAR?

me know!

can we just accept this as a limitation and force a different way of calling syscalls?

I hope this isn't giving up, just pragmatic...
If you have a better trick, please let

probably; this was way too much effort in the end...

KPP tries to check this. KTRR tries to make sure there is nothing executable at EL1 which can write to this system register.

syscall wrapping


major limitation of this debugger

not useful for full system debugging "what calls this"

also has its own advantages

very useful for "what exactly does this syscall call"

a better kernel arbitrary call gadget




```
what to target?
                              saw this earlier
                              First level synchronous exception handler
fleh synchronous:
        x1, ESR_EL1
mrs
                                          gets called by fleh dispatch64
      x2, FAR EL1
mrs
      w3, w1, #(ESR EC MASK)
and
      w3, w3, #(ESR EC SHIFT)
lsr
       w4, #(ESR EC IABORT EL1)
mov
                                     ERET to
       w3, w4
cmp
                                     b/ere
b.eq Lfleh_sync_load_lr
                                                                             can point this to the
Lvalid_link_register:
                                                                             real ACT CONTEXT
                                      expected register state
PUSH FRAME
                                      x21: pointer to arm_context to restore in
       EXT(sleh synchronous)
bl
                                      exception return dispatch
                                                                                   can point this to a
POP FRAME
                                                                                   buffer we control with
                                      x0: pointer to arm context to pass to SLEH
                                                                                   the arguments for the
b
      exception return dispatch
                                                                                   wrapped syscall
                                      sp: top of thread's kernel stack
                                                                          point this to the
                                                                          thread's real kernel
                                                                          stack
```

life of a debuggable syscall: full ERET state arm context { arm context { x16: syscall number simple arbitrary call primitive allocates struct spsr: unmasked D x0: arg0 arm context in kernel memory with correct arguments for target syscall syscall wrapper calls struct SVC arbitrary call gadget kernel thread state calls ERET gadget erets from EL1 to EL1, syscall frames unmasking PSTATE.D causes synchronous HWBP exception, from EL1 struct arm context running on SP0 to EL1 we're stuck in the causes FIQ exception, FIQ "unreachable" loop here hw_bp handling frames from EL1 running on SP0 for(;;) ---to EL1 if we'll be scheduled off, FIQ posts AST struct arm context schedule handled right before FIQ ERET's off

userspace syscall args

modifying blocked state



unblocking the looper

struct

kernel_thread_state

syscall frames

struct arm_context

hw_bp handling
frames

struct arm_context

В

need to safely return from the synchronous exception handler for the hardware breakpoint

can just jump to the epilog of the SLEH; it will handle returning for us

minor problem: although PSTATE.D will be unmasked when we return, when the scheduler puts the looper back on the core the debug systems registers won't be reloaded until the thread returns to userspace

can fix with a return gadget instead:

thread get debug area(debugee thread port)); first arg to arm debug set is

eret loads this into ELR EL1

the thread's debug state

structure of the monitor thread monitor thread pins itself to the same core as the debugee finds the target thread's kernel stack struct and its kernel thread state kernel thread state from there can find the sp and the FIQ state syscall frames send an exception message to the lldb client and enter a command processing loop, exposing this area as the current struct arm context register state when command loop exits, check the exit reason. If it's continue, fix up the FIQ state as we saw earlier, then exit the monitor thread! hw bp handling frames when scheduler schedules the debugee, it will now continue! does this PC match the expected infinite loop instruction? struct arm context yes? unwind the stack to find the state spilled by the hw bp sync exception

connecting Ildb via KDP

pretty simple client - server protocol over UDP

server listens on port 41139

client also listens on a port for exception messages from the server

"real" KDP has to send the UDP packets itself

we can just do it in another userspace thread

KDP DISCONNECT KDP KERNELVERSION 24 KDP READMEM64 20

KDP WRITEREGS 8 KDP KERNEL CONTINUE 27 (KDP READIOPORT)

KDP KERNEL SINGLE STEP 28


(KDP WRITEIOPORT)

KDP WRITEMEM64 21

list of (implemented) kdp commands


They pretty much all do what you'd expect

KDP packet structure



KDP REATTACH


Header:




udp port number

KDP CONNECT

Header:




KDP_CONNECT_REPLY



lots of messages use this structure for reply messages

KDP KERNELVERSION REPLY

The reply to a kernelversion request packet



LLDB uses this to parse the loaded kernel, find loaded kexts etc

```
-this is the stock MacOS lldb you get with xcode
example session
(lldb) target create "kernelcache.ip7 11 1 2.uncomp"
 Current executable set to 'kernelcache.ip7 11 1 2.uncomp' (arm64).
 (lldb) kdp-remote 172.20.10.11 		 iPhone's IP
 Version: Darwin Kernel Version 17.2.0: Fri Sep 29 18:14:50 PDT 2017;
 root:xnu-4570.20.62~4/RELEASE ARM64 T8010; UUID=5E450F40-E224-33F7-946B-A764D21DF3FC;
 stext=0xfffffff021804000
                                                                kernel version string we built
 Kernel UUID: 5E450F40-E224-33F7-946B-A764D21DF3FC
 Load Address: 0xfffffff021804000
                                     IIdb client computes this from stext
 Kernel slid 0x1a800000 in memory.
 Loaded kernel file
 /Users/ianbeer/prog/ios/iPhone7_firmwares/11.1.2/kernelcache.ip7_11_1_2.uncomp
 Loading 165 kext modules warning: Can't find binary/dSYM for com.apple.kec.corecrypto
 (B3028F6D-3547-37E1-B166-DB8972637087)
                                                              for MacOS kernel debug we get
 .warning: Can't find binary/dSYM for com.apple.kec.Libm
                                                              some of these; nothing for iOS
 (51AFA03E-8041-3D11-BD40-A6D1AED1C667)
 .warning: Can't find binary/dSYM for com.apple.kec.pthread
 (422770EA-D9A0-3B84-B683-15A6910AB51E)
 .warning: Can't find binary/dSYM for com.apple.iokit.IOSlowAdaptiveClockingFamily
 (1D16EC28-554A-3C74-B14A-AA62B624EDF1)
```

```
. done.
Process 1 stopped
* thread #1, stop reason = signal SIGSTOP
    frame #0: 0xfffffff0218cc474
kernelcache.ip7 11 1 2.uncomp`___lldb_unnamed_symbol49$$kernelcache.ip7_11_1_2.uncomp
kernelcache.ip7 11 1 2.uncomp` lldb unnamed symbol49$$kernelcache.ip7 11 1 2.uncomp:
-> 0xfffffff0218cc474 <+0>: msr DAIFSet, #0x3
                                                       this is a lie, we're not actually stopped here.
    0xfffffff0218cc478 <+4>: mrs x3, TPIDR EL1
                                                       The initial connection stopped state is faked.
    0xfffffff0218cc47c <+8>: mov
                                    sp, x21
Target 0: (kernelcache.ip7 11 1 2.uncomp) stopped.
                                                       can't single step yet, but can set a breakpoint
(11db)
                                                       and continue
(lldb) image list
```

0 | 5E450F40-E224-33F7-946B-A764D21DF3FC 0xfffffff021804000

(11db)

/Users/ianbeer/prog/ios/iPhone7 firmwares/11.1.2/kernelcache.ip7 11 1 2.uncomp

this is only going to find names with symbols

1 match found in /Users/ianbeer/prog/ios/iPhone7_firmwares/11.1.2/kernelcache.ip7_11_1_2.uncomp: Address: kernelcache.ip7 11 1 2.uncomp[0xfffffff007101248]

(11db) image lookup -rn kalloc

(kernelcache.ip7 11 1 2.uncomp. TEXT EXEC. text + 234056)

Summary: kernelcache.ip7 11 1 2.uncomp`kalloc external

```
(lldb) disassemble --name kalloc external
kernelcache.ip7 11 1 2.uncomp`kalloc external:
    0xfffffff021901248 <+0>: sub
                                    sp, sp, #0x20
                                                               =0x20
   0xfffffff02190124c <+4>: stp x29, x30, [sp, #0x10]
   0xfffffff021901250 <+8>: add x29, sp, #0x10
                                                               =0x10
   0xfffffff021901254 <+12>: str
                                    x0, [sp, #0x8]
   0xfffffff021901258 <+16>: adrp
                                    x2, 1211
   0xfffffff02190125c <+20>: add
                                    x2, x2, #0x400
                                                               =0x400
   0xfffffff021901260 <+24>: orr
                                    w1, wzr, #0x1
                                    x0, sp, #0x8
   0xfffffff021901264 <+28>: add
                                                               ; = 0x8
    0xfffffff021901268 <+32>: hl
                                    0xfffffff021900fbc
   11db unnamed symbol428$$kernelcache.ip7 11 1 2.uncomp
    0xfffffff02190126c <+36>: ldp
                                    x29, x30, [sp, #0x10]
    0xfffffff021901270 <+40>: add
                                     sp, sp, #0x20
                                                               =0x20
    0xfffffff021901274 <+44>: ret
                                            looking at the source that's
                                            kalloc canblock, a more interesting
                                            place to put a breakpoint
```

(lldb) break set --address 0xfffffff021900fbc

(11db) command alias kc process plugin packet send -c 27
(11db) command alias ks process plugin packet send -c 28
(11db) kc
9b5d08000000000
(11db) c
Process 1 resuming

this is the only hack you have to do in the client; my fake debug server needs to know when its setting/removing a breakpoint for a single-step/continue.

```
(lldb) reg r
General Purpose Registers:
        x0 = 0xffffffe027b138e8
        x1 = 0x000000000000000001
        x2 = 0xfffffff021dbdda8
                                  atm manager + 1648
        x3 = 0x00000000000000000
        x4 = 0xffffffe027b139f8
        x5 = 0x000000010000003
        x6 = 0xffffffe004cda9a0
        x7 = 0xffffffe027b139c8
        x8 = 0x0000000000007fe8
        x9 = 0x00000001029e0000
       x10 = 0x0000000218000000
       x11 = 0x000000001000000
       x12 = 0x000000001000000
       x13 = 0x000000001000000
       x14 = 0xffffffe027b139a8
       x15 = 0xffffffe001e3c1b0
       x16 = 0xffffffe001e3c1b0
       x17 = 0xffffffe001e3c1b0
       x18 = 0x00000000000000000
       x19 = 0xffffffe004cda9a0
       x20 = 0x0000000218000000
```

```
x21 = 0x000000000000000001
       x22 = 0xffffffe027b139f8
       x23 = 0x0000000102a4d5ba
       x24 = 0x00000000000000027
       x25 = 0xffffffe004cda9e0
       x26 = 0x000000102a4d593
      x27 = 0x00000000000000000
       x28 = 0x000000000000003f
       fp = 0xffffffe027b13940
        lr = 0xfffffff021984b00
kernelcache.ip7_11_1_2.uncomp`___lldb_unnamed_symbol1211$$kernelcache.ip7_11_1_2.uncomp +
688
        sp = 0xffffffe027b13820
        pc = 0xfffffff021900fbc
kernelcache.ip7 11 1 2.uncomp` lldb unnamed symbol428$$kernelcache.ip7 11 1 2.uncomp
      cpsr = 0x20400104
(11db)
```

```
(11db) bt
* thread #1, stop reason = breakpoint 1.1
  * frame #0: 0xffffff021900fbc
kernelcache.ip7 11 1 2.uncomp` lldb unnamed symbol428$$kernelcache.ip7 11 1 2.uncomp
   frame #1: 0xfffffff021984b00
kernelcache.ip7 11 1 2.uncomp` lldb unnamed symbol1211$$kernelcache.ip7 11 1 2.uncomp
+ 688
    frame #2: 0xfffffff0218e2e80
kernelcache.ip7 11 1 2.uncomp` lldb unnamed symbol197$$kernelcache.ip7 11 1 2.uncomp
+ 2704
    frame #3: 0xfffffff0218f2458
kernelcache.ip7 11 1 2.uncomp` lldb unnamed symbol307$$kernelcache.ip7 11 1 2.uncomp
+ 972
    frame #4: 0xfffffff0219deff8
kernelcache.ip7 11 1 2.uncomp` lldb unnamed symbol1697$$kernelcache.ip7 11 1 2.uncomp
+ 4388
    frame #5: 0xfffffff0218cc1e0
kernelcache.ip7 11 1 2.uncomp` lldb unnamed symbol34$$kernelcache.ip7 11 1 2.uncomp +
40
```

```
(lldb) x/1xg $x0
0xffffffe027b138e8: 0x00000000000003f
```

we set the breakpoint at kalloc_canblock, the first argument is a pointer to the size to allocate

```
(lldb) finish ◀───
                                       Ildb client handles the logic of setting the
                                       BP in the right place for this
Process 1 stopped
* thread #1, stop reason = step out
    frame #0: 0xfffffff021984b00
kernelcache.ip7 11 1 2.uncomp` lldb unnamed symbol1211$$kernelcache.ip7 11 1 2.u
ncomp + 688
kernelcache.ip7 11 1 2.uncomp` lldb unnamed symbol1211$$kernelcache.ip7 11 1 2.u
ncomp:
-> 0xfffffff021984b00 <+688>: mov
                                     x20, x0
    0xfffffff021984b04 <+692>: cbz
                                      x20, 0xfffffff021984b40 ; <+752>
    0xfffffff021984b08 <+696>: orr w8, wzr, #0x3
Target 0: (kernelcache.ip7 11 1 2.uncomp) stopped.
(lldb) reg r x0
                                     looks plausible for a kalloc.64
      x0 = 0xffffffe004f60140
```

```
(lldb) finish
Process 1 stopped
* thread #1, stop reason = step out
   frame #0: 0xfffffff0218e2e80
kernelcache.ip7 11 1 2.uncomp` lldb unnamed symbol197$$kernelcache.ip7 11 1 2.uncomp +
2704
kernelcache.ip7 11 1 2.uncomp` lldb unnamed symbol197$$kernelcache.ip7 11 1 2.uncomp:
-> 0xfffffff0218e2e80 <+2704>: cbnz w0, 0xfffffff0218e37ac ; <+5052>
   0xfffffff0218e2e84 <+2708>: ldur x8, [x29, #-0x98]
   0xfffffff0218e2e88 <+2712>: str x8, [x27]
Target 0: (kernelcache.ip7 11 1 2.uncomp) stopped.
(lldb) x/10xg 0xffffffe004f60140
0xffffffe004f60140: 0xdeadbeef00000003 0x000000000000000000
0xffffffe004f60150: 0x000000000000027 0x544f4e3e4c4d583c
0xffffffe004f60160: 0x5f594c4c4145525f 0x4c4d582f3c4c4d58
0xffffffe004f60170: 0x3f3332213e3c3f3e 0xde00333231234021
0xffffffe004f60180: 0xffffffe004e4cae0 0xffffffe0018e8540
(lldb) x/s 0xffffffe004f60158
0xffffffe004f60158: "<XML>NOT REALLY XML</XML>?<>!23?!@#123"
```

```
0xffffffe004f60140: 0xdeadbeef00000003 0x0000000000000000
                                                                what is this structure?
0xffffffe004f60150: 0x00000000000000027\0x544f4e3e4c4d583c
0xffffffe004f60160: 0x5f594c4c4145525f 0x4c4d582f3c4c4d58
0xffffffe004f60170: | 0x3f3332213e3c3f3e | 0xde00333231234021
0xffffffe004f60180:\0xffffffe004e4cae0\0xffffffe0018e8540
(11db) x/s 0xffffffe004f60158
0xffffffe004f60158: "\<XML>NOT REALLY XML</XML>?<>!23?!@#123"
                                            used to be a
struct vm map copy {
                                            common target for heap disclosure
    int
                   type;
#define VM MAP COPY ENTRY LIST
#define VM MAP COPY OBJECT
#define VM MAP COPY KERNEL BUFFER
    vm object offset t offset;/
    vm map size t
                       size:
    union {
                                 hdr; /* ENTRY LIST */
         struct vm map header
         vm object t
                                  object; /* OBJECT */
         uint8 t
                                  kdata[0]; /* KERNEL BUFFER */
     } c u;
                  this kalloc call was in vm map copyin kernel buffer
};
```

```
9c7b08000000000
(11db) s
Process 1 stopped
* thread #1, stop reason = EXC_BREAKPOINT (code=1, subcode=0x1)
    frame #0: 0xfffffff0218e2e84
kernelcache.ip7_11_1_2.uncomp`___lldb_unnamed_symbol197$$kernelcache.ip7_11_1_2.uncom
p + 2708
kernelcache.ip7_11_1_2.uncomp`___lldb_unnamed_symbol197$$kernelcache.ip7_11_1_2.uncom
p:
-> 0xfffffff0218e2e84 <+2708>: ldur x8, [x29, #-0x98]
```

=0x58

0xfffffff0218e2e88 <+2712>: str x8, [x27]

Target 0: (kernelcache.ip7 11 1 2.uncomp) stopped.

0xfffffff0218e2e8c <+2716>: add x14, sp, #0x58

(lldb) ks

```
(lldb) ks
9c810800000000000
(11db) s
Process 1 stopped
* thread #1, stop reason = EXC BREAKPOINT (code=1, subcode=0x1)
   frame #0: 0xfffffff0218e2e88
kernelcache.ip7 11 1 2.uncomp` lldb unnamed symbol197$$kernelcache.ip7 11 1 2.uncom
p + 2712
kernelcache.ip7 11 1 2.uncomp` lldb unnamed symbol197$$kernelcache.ip7 11 1 2.uncom
p:
-> 0xfffffff0218e2e88 <+2712>: str x8, [x27]
   0xfffffff0218e2e8c <+2716>: add x14, sp, #0x58
                                                               =0x58
   0xfffffff0218e2e90 <+2720>: mov w5, #0x10000000
```

Target 0: (kernelcache.ip7 11 1 2.uncomp) stopped.

0xfffffff0218e2e90 <+2720>: mov w5, #0x10000000

0xfffffff0218e2e94 <+2724>: movk w5, #0x3
Target 0: (kernelcache.ip7 11 1 2.uncomp) stopped.

```
(11db) kc
9b8d080000000000
(11db) c
Process 1 resuming
Process 1 stopped
* thread #1, stop reason = breakpoint 1.1
   frame #0: 0xfffffff021900fbc
kernelcache.ip7 11 1 2.uncomp` lldb unnamed symbol428$$kernelcache.ip7 11 1 2.uncom
р
kernelcache.ip7 11 1 2.uncomp` lldb unnamed symbol428$$kernelcache.ip7 11 1 2.uncom
p:
-> 0xfffffff021900fbc <+0>: sub sp, sp, #0x60
                                                            =0x60
   0xfffffff021900fc0 <+4>: stp x26, x25, [sp, #0x10]
   0xfffffff021900fc4 <+8>: stp x24, x23, [sp, #0x20]
Target 0: (kernelcache.ip7 11 1 2.uncomp) stopped.
(11db)
```

Conclusion

built a working, useful same-machine kernel debugger

minimal feature set, enough for my current purposes

KPP/KTRR: if you can single step a kernel thread with them there, you can probably steal whatsapp/wechat/etc messages, log GPS etc.

release

Was supposed to be released already; now very soon!

initial version only supports 11.1.2