

Evolution of iOS mitigations

whoami


- Some guy from Switzerland
- Student, 24yo
- Enthusiast programmer for ages
- Kernel hacker since late 2016
- Member of the "Jake Blair" jailbreak team







ARMv8.0











Bulletproof JIT CoreTrust vm_map_exec_lockdown








Presented by Ivan Krstić at BHUS16

Presented by Ivan Krstić at BHUS16



Presented by Ivan Krstić at BHUS16

Obviously futile without CFI

R-X RW-

- Presented by Ivan Krstić at BHUS16
- Obviously futile without CFI
 - An early indication that CFI was coming



- - X

- Presented by Ivan Krstić at BHUS16
- Obviously futile without CFI
 - An early indication that CFI was coming
 - Breakable even with CFI



R-X

RW-

- Presented by Ivan Krstić at BHUS16
- Obviously futile without CFI
 - An early indication that CFI was coming
 - Breakable even with CFI
- Replaced by a new mechanism entirely on A11

Introduced in iOS 9 (arm64 only)

- Introduced in iOS 9 (arm64 only)
- Vastly imperfect (race, shellcode, ...)


- Introduced in iOS 9 (arm64 only)
- Vastly imperfect (race, shellcode, ...)
- Defeated forever by @qwertyoruiopz


- Introduced in iOS 9 (arm64 only)
- Vastly imperfect (race, shellcode, ...)
- Defeated forever by @qwertyoruiopz
 - Good write-up by @xerub: <u>https://xerub.github.io/ios/kpp/2017/04/13/tick-tock.html</u>



- Introduced in iOS 9 (arm64 only)
- Vastly imperfect (race, shellcode, ...)
- Defeated forever by @qwertyoruiopz
 - Good write-up by @xerub: <u>https://xerub.github.io/ios/kpp/2017/04/13/tick-tock.html</u>
- Possibly more of a PoC?







- Exports a single function: CTEvaluateAMFICodeSignatureCMS
- Verifies that binary has an Apple-issued certificate

- Exports a single function: CTEvaluateAMFICodeSignatureCMS
- Verifies that binary has an Apple-issued certificate
- Likely a response to jailbreaks patching amfid

- Exports a single function: CTEvaluateAMFICodeSignatureCMS
- Verifies that binary has an Apple-issued certificate
- Likely a response to jailbreaks patching amfid
- Bypassable in multiple ways

- Exports a single function: CTEvaluateAMFICodeSignatureCMS
- Verifies that binary has an Apple-issued certificate
- Likely a response to jailbreaks patching amfid
- Bypassable in multiple ways
- Again, more of a PoC?



"Opt-out" of new executable mappings



- "Opt-out" of new executable mappings
- Little to no impact on exploitation

- "Opt-out" of new executable mappings
- Little to no impact on exploitation
- Likely also against amfid patching



- "Opt-out" of new executable mappings
- Little to no impact on exploitation
- Likely also against amfid patching
- Crumbles in the face of kernel r/w?

vm_map_exec_lockdown

- "Opt-out" of new executable mappings
- Little to no impact on exploitation
- Likely also against amfid patching
- Crumbles in the face of kernel r/w?
- Probably just foreshadowing...

Kernel integrity backed by hardware primitives

- Kernel integrity backed by hardware primitives
 - No writes to const, ever

- Kernel integrity backed by hardware primitives
 - No writes to const, ever
 - No new code, ever

- Kernel integrity backed by hardware primitives
 - No writes to const, ever
 - No new code, ever
 - "Dangerous" instructions moved to special segment

- Kernel integrity backed by hardware primitives
 - No writes to const, ever
 - No new code, ever
 - "Dangerous" instructions moved to special segment
- Bypassable to some extent (YaluX, Ian Beer's debugger)

- Kernel integrity backed by hardware primitives
 - No writes to const, ever
 - No new code, ever
 - "Dangerous" instructions moved to special segment
- Bypassable to some extent (YaluX, Ian Beer's debugger)
- Did a write-up last year: https://siguza.github.io/KTRR/

```
0xfffffff0079d8bfc
                        df3f03d5
                                        isb
                                        mov x1, -0x80000000000000000
0xfffffff0079d8c00
                        0100f0d2
                                        mov x0, 0x15
0xfffffff0079d8c04
                        a00280d2
                                        orr x0, x0, x1
0xfffffff0079d8c08
                        000001aa
0xfffffff0079d8c0c
                        40f11cd5
                                        msr s3_4_c15_c1_2, x0
0xfffffff0079d8c10
                                        isb
                        df3f03d5
0xfffffff0079d8c14
                        c0035fd6
                                        ret
```

```
isb
0xfffffff0079d8bfc
                       df3f03d5
                                      0xfffffff0079d8c00
                        0100f0d2
                                      mov x0, 0x15
0xfffffff0079d8c04
                        a00280d2
                                      orr x0, x0, x1
0xfffffff0079d8c08
                       000001aa
0xfffffff0079d8c0c
                       40f11cd5
                                      msr s3_4_c15_c1_2, x0
0xfffffff0079d8c10
                       df3f03d5
                                      isb
0xfffffff0079d8c14
                        c0035fd6
                                       ret
0xfffffff0079d8c24
                        41f13cd5
                                       mrs x1, s3 4 c15 c1 2
0xfffffff0079d8c28
                        21007e92
                                       and x1, x1, 4
                                       cbnz x1, 0xfffffff0079d8c54
0xfffffff0079d8c2c
                        410100b5
0xfffffff0079d8c30
                        402018d5
                                       msr tcr_el1, x0
0xfffffff0079d8c34
                        df3f03d5
                                       isb
0xfffffff0079d8bd4
                        41f13cd5
                                       mrs x1, s3 4 c15 c1 2
                                       and x1, x1, 0x10
0xfffffff0079d8bd8
                        21007c92
                                       cbnz x1, 0xfffffff0079d8c54
0xfffffff0079d8bdc
                        c10300b5
                                       msr ttbr1_el1, x0
0xfffffff0079d8be0
                        202018d5
0xfffffff0079d8be4
                        df3f03d5
                                       isb
                        c0035fd6
0xfffffff0079d8be8
                                       ret
```

```
panic(cpu 0 caller 0xfffffff01dd79b84): "Undefined kernel instruction: pc=0xfffffff01dbd8084 instr=d518c000\n"
Debugger message: panic
Memory ID: 0xff
OS version: 16A405
Kernel version: Darwin Kernel Version 18.0.0: Tue Aug 14 22:07:18 PDT 2018; root:xnu-4903.202.2~1/RELEASE_ARM64_T8020
Kernel UUID: BEFBC911-B1BC-3553-B7EA-1ECE60169886
iBoot version: iBoot-4513.200.297
secure boot?: YES
Paniclog version: 10
Kernel slide:
                  0x000000016200000
Kernel text base: 0xfffffff01d204000
Epoch Time:
                   sec
         : 0x5cc4e1ec 0x000c74d9
  Boot
        : 0x00000000 0x00000000
 Sleep
  Wake
          : 0x00000000 0x00000000
  Calendar: 0x5cc4e21d 0x000d3015
```

- New register lockdown in A12
 - VBAR_EL1
 - TCR_EL1
 - TTBR1_EL1
 - Part of SCTLR_EL1

• The "big scary" game changer of A12

- The "big scary" game changer of A12
- Part of the ARMv8.3 spec...

- The "big scary" game changer of A12
- Part of the ARMv8.3 spec...
 - ...but greatly augmented by Apple

- The "big scary" game changer of A12
- Part of the ARMv8.3 spec...
 - ...but greatly augmented by Apple
- A PITA, but hard to get right after all

- The "big scary" game changer of A12
- Part of the ARMv8.3 spec...
 - ...but greatly augmented by Apple
- A PITA, but hard to get right after all
- Detailed analysis by Brandon Azad:
 https://googleprojectzero.blogspot.com/2019/02/examining-pointer-authentication-on.html

```
0xfffffff0194b4000 -> [0x8074b4000 r-x/--x] __PPLTEXT
0xfffffff0194b8000 -> [0x8074b8000 r-x/--x] __PPLTEXT
0xfffffff0194bc0000 \rightarrow [0x8074bc0000 r-x/--x] PPLTEXT
0xfffffff0194c00000 -> [0x8074c00000 r-x/--x] __PPLTEXT
0xfffffff0194c4000 \rightarrow [0x8074c4000 r-x/--x] \_PPLTEXT
0xfffffff0194c8000 -> [0x8074c8000 r-x/---] __PPLTRAMP
0xfffffff0194cc000 \rightarrow [0x8074cc000 r-x/--x] \_PPLTRAMP
0xfffffff0194d0000 -> [0x8074d0000 r-x/--x] _ PPLTRAMP
0xfffffff0194d4000 -> [0x8074d4000 r-x/---] ___PPLTRAMP
0xfffffff0194d8000 -> [0x8074d8000 r--/--x] __PPLDATA_CONST
0xfffffff0194dc000 -> [0x8074dc000 r--/--] __LAST
0xfffffff0194e00000 -> [0x8074e00000 rw-/--x] __PPLDATA
```

```
0xfffffff0194b4000 -> [0x8074b4000 r--/---] __PPLTEXT
0xfffffff0194b8000 -> [0x8074b8000 r--/---] __PPLTEXT
0xfffffff0194bc000 -> [0x8074bc000 r--/---] PPLTEXT
0xfffffff0194c0000 -> [0x8074c0000 r--/---] __PPLTEXT
0xfffffff0194c4000 \rightarrow [0x8074c4000 r--/---] __PPLTEXT
0xfffffff0194c8000 -> [0x8074c8000 r-x/---] __PPLTRAMP
0xfffffff0194cc000 -> [0x8074cc000 r--/---] __PPLTRAMP
0xfffffff0194d0000 -> [0x8074d0000 r--/---] __PPLTRAMP
0xfffffff0194d4000 -> [0x8074d4000 r-x/---] ___PPLTRAMP
0xfffffff0194d8000 -> [0x8074d8000 r--/--x] __PPLDATA_CONST
0xfffffff0194dc000 -> [0x8074dc000 r--/--] __LAST
0xfffffff0194e00000 -> [0x8074e00000 r--/---] ___PPLDATA
```

```
0xfffffff0194b4000 -> [0x8074b4000 r-x/---] __PPLTEXT
0xfffffff0194b8000 -> [0x8074b8000 r-x/---] __PPLTEXT
0xfffffff0194bc000 \rightarrow [0x8074bc000 r-x/---] PPLTEXT
0xfffffff0194c0000 -> [0x8074c0000 r-x/---] _ PPLTEXT
0xfffffff0194c4000 -> [0x8074c4000 r-x/---] __PPLTEXT
0xfffffff0194c8000 -> [0x8074c8000 r-x/---] __PPLTRAMP
0xfffffff0194cc000 \rightarrow [0x8074cc000 r-x/---]_PPLTRAMP
0xfffffff0194d0000 -> [0x8074d0000 r-x/---] PPLTRAMP
0xfffffff0194d4000 -> [0x8074d4000 r-x/---] ___PPLTRAMP
0xfffffff0194d8000 -> [0x8074d8000 r--/--x] __PPLDATA_CONST
0xfffffff0194dc000 -> [0x8074dc000 r--/--] __LAST
0xfffffff0194e00000 -> [0x8074e00000 rw-/---] PPLDATA
```

```
0xfffffff008ecbfe0
                        34423bd5
                                        mrs x20, daif
                                        msr daifset, 7
0xfffffff008ecbfe4
                        df4703d5
0xfffffff008ecbfe8
                                        movk x14, 0x4455, lsl 48
                        ae8ae8f2
                                        movk x14, 0x4455, lsl 32
0xfffffff008ecbfec
                        ae8ac8f2
                                        movk x14, 0x6466, lsl 16
0xfffffff008ecbff0
                         ce8cacf2
0xfffffff008ecbff4
                                        movk x14, 0x6677
                        eece8cf2
0xfffffff008ecbff8
                        2ef21cd5
                                        msr s3 4 c15 c2 1, x14
                                        isb
0xfffffff008ecbffc
                        df3f03d5
0xfffffff008ecc000
                        df4703d5
                                        msr daifset, 7
0xfffffff008ecc004
                                        movk x14, 0x4455, lsl 48
                        ae8ae8f2
0xfffffff008ecc008
                        ae8ac8f2
                                        movk x14, 0x4455, lsl 32
                                        movk x14, 0x6466, lsl 16
0xfffffff008ecc00c
                         ce8cacf2
                                        movk x14, 0x6677
0xfffffff008ecc010
                        eece8cf2
0xfffffff008ecc014
                        35f23cd5
                                        mrs x21, s3_4_c15_c2_1
                                        cmp x14, x21
0xfffffff008ecc018
                        df0115eb
                                        b.ne 0xfffffff008ecc0d8
0xfffffff008ecc01c
                        e1050054
```

- The *real* game changer of A12
 - Some "magic value"

outside PPL	0x4455445464666477
inside PPL	0x445544556466677

- The *real* game changer of A12
 - Some "magic value"

outside PPL	0x4455445 <mark>4</mark> 64666 <mark>4</mark> 77
inside PPL	0x4455445 <mark>5</mark> 64666 <mark>6</mark> 77

- The real game changer of A12
 - Some "magic value"

outside PPL	0x4455445 <mark>4</mark> 64666 <mark>4</mark> 77
inside PPL	0x4455445 <mark>5</mark> 64666 <mark>6</mark> 77

- Protected by page boundaries
- Checked in reset handlers

- The *real* game changer of A12
 - Introduces a "privileged" CPU mode

- The *real* game changer of A12
 - Introduces a "privileged" CPU mode
 - Can only be entered via trampoline

P

- The real game changer of A12
 - Introduces a "privileged" CPU mode
 - Can only be entered via trampoline
 - Certain pages not executable/writeable outside that mode

- The *real* game changer of A12
 - Introduces a "privileged" CPU mode
 - Can only be entered via trampoline
 - Certain pages not executable/writeable outside that mode
 - Used to protect system registers, page tables, MMIO access, trust cache, ...

- The *real* game changer of A12
 - Introduces a "privileged" CPU mode
 - Can only be entered via trampoline
 - Certain pages not executable/writeable outside that mode
 - Used to protect system registers, page tables, MMIO access, trust cache, ...
 - Holds even in the face of kernel r/w and PAC defeat

- The real game changer of A12
 - Introduces a "privileged" CPU mode
 - Can only be entered via trampoline
 - Certain pages not executable/writeable outside that mode
 - Used to protect system registers, page tables, MMIO access, trust cache, ...
 - Holds even in the face of kernel r/w and PAC defeat
 - Somehow related to the UXN bit (userland --x)



Wild idea for if/when ROP finally becomes infeasible due to pointer authentication, gadget removal/hardening and whatnot:

11:19 am - 19 Oct 2017



Siguza

@s1guza


Spray kernel mem with page tables and attack them instead, gives you arbitrary r/w. Then map the kernel binary into your address space...

11:19 am - 19 Oct 2017

- 1357 pages in __TEXT_EXEC
- 5 pages in __PPLTEXT

PPL

- 1357 pages in __TEXT_EXEC
- 5 pages in __PPLTEXT



Replaces split JIT region with unified RWX region again

- Replaces split JIT region with unified RWX region again
- Custom system register controls whether it's r-x or rw-

- Replaces split JIT region with unified RWX region again
- Custom system register controls whether it's r-x or rw-

```
0x188347298
                                  movk \times 0, 0 \times c110
                  002298f2
                                  movk x0, 0xffff, lsl 16
0x18834729c
                  e0ffbff2
0x1883472a0
                                  movk x0, 0xf, 1s1 32
                  e001c0f2
                                  movk x0, 0, lsl 48
0x1883472a4
                  0000e0f2
                                  ldr x0, [x0]
0x1883472a8
                  000040f9
                                  msr s3_4_c15_c2_7, x0
0x1883472ac
                  e0f21cd5
                                  isb
0x1883472b0
                  df3f03d5
0x1883472b4
                  01<mark>22</mark>98f2
                                  movk x1, 0xc110
                                  movk x1, 0xffff, lsl 16
                  e1ffbff2
0x1883472b8
0x1883472bc
                                  movk x1, 0xf, lsl 32
                  e101c0f2
0x1883472c0
                  0100e0f2
                                  movk x1, 0, lsl 48
                  280040f9
                                  ldr x8, [x1]
0x1883472c4
0x1883472c8
                                  mrs x9, s3_4_c15_c2_7
                  e9f23cd5
0x1883472cc
                  1f0109eb
                                  cmp x8, x9
0x1883472d0
                  c1020054
                                  b.ne 0x188347328
```

- Replaces split JIT region with unified RWX region again
- Custom system register controls whether it's r-x or rw-

```
0x188347298
                                  movk \times 0, 0 \times c110
                  002298f2
                                 movk x0, 0xffff, lsl 16 ← commpage
0x18834729c
                  e0ffbff2
                                  movk x0, 0xf, 1sl 32
0x1883472a0
                  e001c0f2
                                  movk x0, 0, lsl 48
0x1883472a4
                  0000e0f2
                                  ldr x0, [x0]
0x1883472a8
                  000040f9
                  e0f21cd5
                                  msr s3_4_c15_c2_7, x0
0x1883472ac
                                  isb
0x1883472b0
                  df3f03d5
0x1883472b4
                  01<mark>22</mark>98f2
                                  movk x1, 0xc110
                                  movk x1, 0xffff, lsl 16
                  e1ffbff2
0x1883472b8
                                  movk x1, 0xf, lsl 32
0x1883472bc
                  e101c0f2
0x1883472c0
                  0100e0f2
                                  movk x1, 0, lsl 48
                  280040f9
                                  ldr x8, [x1]
0x1883472c4
0x1883472c8
                                  mrs x9, s3_4_c15_c2_7
                  e9f23cd5
0x1883472cc
                  1f0109eb
                                  cmp x8, x9
0x1883472d0
                  c1020054
                                  b.ne 0x188347328
```

- Replaces split JIT region with unified RWX region again
- Custom system register controls whether it's r-x or rw-

```
movk \times 0, 0 \times c110
0x188347298
                 002298f2
                                movk x0, 0xffff, lsl 16 ← commpage
0x18834729c
                 e0ffbff2
                                movk x0, 0xf, 1sl 32
0x1883472a0
                 e001c0f2
                                movk x0, 0, lsl 48
0x1883472a4
                 0000e0f2
                                ldr x0, [x0]
0x1883472a8
                 000040f9
                                                                  custom
                 e0f21cd5
                                0x1883472ac
                                                                  register
                 df3f03d5
                                isb
0x1883472b0
0x1883472b4
                 01<mark>22</mark>98f2
                                movk x1, 0xc110
                                movk x1, 0xffff, lsl 16
                 e1ffbff2
0x1883472b8
                                movk x1, 0xf, lsl 32
0x1883472bc
                 e101c0f2
0x1883472c0
                 0100e0f2
                                movk x1, 0, lsl 48
                                ldr x8, [x1]
                 280040f9
0x1883472c4
0x1883472c8
                                mrs x9, s3_4_c15_c2_7
                 e9f23cd5
0x1883472cc
                 1f0109eb
                                cmp x8, x9
0x1883472d0
                 c1020054
                                b.ne 0x188347328
```

- Replaces split JIT region with unified RWX region again
- Custom system register controls whether it's r-x or rw-

```
movk \times 0, 0 \times c110
0x188347298
                 002298f2
                                 movk x0, 0xffff, lsl 16 ← commpage
0x18834729c
                 e0ffbff2
                                 movk x0, 0xf, 1sl 32
0x1883472a0
                 e001c0f2
                                 movk x0, 0, lsl 48
0x1883472a4
                 0000e0f2
                                 ldr x0, [x0]
0x1883472a8
                 000040f9
                                                                     custom
                 e0f21cd5
                                 msr s3_4_c15_c2_7, x0 <
0x1883472ac
                                                                     register
                 df3f03d5
                                 isb
0x1883472b0
0x1883472b4
                 01<mark>22</mark>98f2
                                 movk x1, 0xc110
                                 movk x1, 0xffff, lsl 16
0x1883472b8
                 e1ffbff2
                                 movk x1, 0xf, lsl 32
0x1883472bc
                 e101c0f2
                                                                      ROP
0x1883472c0
                 0100e0f2
                                 movk x1, 0, lsl 48
                 280040f9
                                 ldr x8, [x1]
0x1883472c4
                                                                   prevention
0x1883472c8
                                 mrs x9, s3_4_c15_c2_7
                 e9f23cd5
0x1883472cc
                 1f0109eb
                                 cmp x8, x9
0x1883472d0
                 c1020054
                                 b.ne 0x188347328
```

- Replaces split JIT region with unified RWX region again
- Custom system register controls whether it's r-x or rw-

	A11	A12
rw-	0x3232767611107676	0x3232767711107776
r-x	0x3232767612107676	0x3232767712107776

- Replaces split JIT region with unified RWX region again
- Custom system register controls whether it's r-x or rw-

	A11	A12
rw-	0x3232767 <mark>611</mark> 107 <mark>6</mark> 76	0x3232767 7 1 1 107 7 76
r-x	0x3232767 <mark>612</mark> 107 <mark>6</mark> 76	0x3232767 <mark>712</mark> 107 7 76

Was rumoured to be "userland KTRR"

- Was rumoured to be "userland KTRR"
- Actually introduced in A11

- Was rumoured to be "userland KTRR"
- Actually introduced in A11
- Not to be confused with PPL

s3_4_c15_c2_0	
s3_4_c15_c2_1	
s3_4_c15_c2_2	
s3_4_c15_c2_3	
s3_4_c15_c2_4	
s3_4_c15_c2_5	
s3_4_c15_c2_6	
s3_4_c15_c2_7	

s3_4_c15_c2_0	
s3_4_c15_c2_1	
s3_4_c15_c2_2	KTRR_LOCK_EL1
s3_4_c15_c2_3	KTRR_LOWER_EL1
s3_4_c15_c2_4	KTRR_UPPER_EL1
s3_4_c15_c2_5	
s3_4_c15_c2_6	
s3_4_c15_c2_7	

s3_4_c15_c2_0	
s3_4_c15_c2_1	Used in PPLTRAMP
s3_4_c15_c2_2	KTRR_LOCK_EL1
s3_4_c15_c2_3	KTRR_LOWER_EL1
s3_4_c15_c2_4	KTRR_UPPER_EL1
s3_4_c15_c2_5	
s3_4_c15_c2_6	
s3_4_c15_c2_7	

s3_4_c15_c2_0	
s3_4_c15_c2_1	Used in PPLTRAMP
s3_4_c15_c2_2	KTRR_LOCK_EL1
s3_4_c15_c2_3	KTRR_LOWER_EL1
s3_4_c15_c2_4	KTRR_UPPER_EL1
s3_4_c15_c2_5	
s3_4_c15_c2_6	
s3_4_c15_c2_7	Used in JIT, EL0 access

s3_4_c15_c2_0	
s3_4_c15_c2_1	Used in PPLTRAMP
s3_4_c15_c2_2	KTRR_LOCK_EL1
s3_4_c15_c2_3	KTRR_LOWER_EL1
s3_4_c15_c2_4	KTRR_UPPER_EL1
s3_4_c15_c2_5	
s3_4_c15_c2_6	Also related to JIT
s3_4_c15_c2_7	Used in JIT, EL0 access

s3_4_c15_c2_0	Also part of APRR
s3_4_c15_c2_1	Used in PPLTRAMP
s3_4_c15_c2_2	KTRR_LOCK_EL1
s3_4_c15_c2_3	KTRR_LOWER_EL1
s3_4_c15_c2_4	KTRR_UPPER_EL1
s3_4_c15_c2_5	
s3_4_c15_c2_6	Also related to JIT
s3_4_c15_c2_7	Used in JIT, EL0 access

s3_4_c15_c2_0	Also part of APRR
s3_4_c15_c2_1	Used in PPLTRAMP
s3_4_c15_c2_2	KTRR_LOCK_EL1
s3_4_c15_c2_3	KTRR_LOWER_EL1
s3_4_c15_c2_4	KTRR_UPPER_EL1
s3_4_c15_c2_5	???
s3_4_c15_c2_6	Also related to JIT
s3_4_c15_c2_7	Used in JIT, EL0 access

Reg	A11	A12
0	0x4545010165670101 0x4545010167670101	0x454501006 5 670001 0x454501006 7 670001 0x454501016 7 670101
1	0x445544556 <mark>4</mark> 666677 0x445544556 <mark>6</mark> 666677	0x4455445464666477 0x4455445564666677 0x4455445566666677
6	0x00 0x40	0x00 0x40
7	0x3232767611107676 0x3232767612107676	0x3232767711107776 0x3232767712107776

Reg	A11	A12
0	0x4545010165670101 0x4545010167670101	0x4545010065670001 0x4545010067670001 0x4545010167670101
1	0x445544556 <mark>4</mark> 666677 0x445544556 <mark>6</mark> 666677	0x4455445464666477 0x4455445564666677 0x4455445566666677
6	0b000000000000000000000000000000000000	0b000000000000000000000000000000000000
7	0x323276761 1 107676 0x323276761 2 107676	0x323276771 1 107776 0x323276771 2 107776

strings kernel | fgrep APRR

strings kernel | fgrep APRR


- "pmap_page_protect: modifying an APRR mapping pte_p=%p pmap=%p prot=%d options=%u, pv_h=%p, pveh_p=%p, pve_p=%p, pte=0x%llx, tmplate=0x%llx, va=0x%llx ppnum: 0x%x"
- "pmap_page_protect: creating an APRR mapping pte_p=%p pmap=%p prot=%d options=%u, pv_h=%p, pveh_p=%p, pve_p=%p, pte=0x%llx, tmplate=0x%llx, va=0x%llx ppnum: 0x%x"


```
mrs x11, s3 4 c15 c2 0
mrs x10, s3_4_c15_c2_1
mrs x8, s3 4 c15 c2 6
lsr x9, x22, #4
and x9, x9, 0xc
bfxil x9, x22, #52, #2
bfxil x9, x22, #54, #1
lsl x12, x9, #2
mov x13, 0x101010101010101
movk x13, 0x6767, lsl #16
movk x13, 0x4545, lsl #48
eor x13, x11, x13
orr w11, wzr, 0x7
lsl x11, x11, x12
tst x11, x13
b.ne 0xfffffff008efcb5c
mov x12, 0x6677
movk x12, 0x6666, lsl #16
movk x12, 0x4455, lsl #32
movk x12, 0x4455, lsl #48
eor x10, x10, x12
tst x11, x10
b.ne 0xfffffff008efcb5c
orr w10, wzr, 0x1
lsl x9, x10, x9
tst x9, x8
b.eq 0xfffffff008efcb94
```


```
mrs x11, s3 4 c15 c2 0
mrs x10, s3_4_c15_c2_1
mrs x8, s3 4 c15 c2 6
lsr x9, x22, #4
and x9, x9, 0xc
bfxil x9, x22, #52, #2
bfxil x9, x22, #54, #1
lsl x12, x9, #2
mov x13, 0x101010101010101
movk x13, 0x6767, lsl #16
movk x13, 0x4545, lsl #48
eor x13, x11, x13
orr w11, wzr, 0x7
lsl x11, x11, x12
tst x11, x13
b.ne 0xfffffff008efcb5c
mov x12, 0x6677
movk x12, 0x6666, lsl #16
movk x12, 0x4455, lsl #32
movk x12, 0x4455, lsl #48
eor x10, x10, x12
tst x11, x10
b.ne 0xfffffff008efcb5c
orr w10, wzr, 0x1
lsl x9, x10, x9
tst x9, x8
b.eq 0xfffffff008efcb94
```


Register read


```
mrs x11, s3_4_c15_c2_0
mrs x10, s3_4_c15_c2_1
                                                       Register read
mrs x8, s3 4 c15 c2 6
lsr x9, x22, #4
and x9, x9, 0xc
bfxil x9, x22, #52, #2
bfxil x9, x22, #54, #1
                                                       TTE bit mashing
lsl x12, x9, #2
mov x13, 0x101010101010101
movk x13, 0x6767, lsl #16
movk x13, 0x4545, lsl #48
eor x13, x11, x13
orr w11, wzr, 0x7
lsl x11, x11, x12
tst x11, x13
b.ne 0xfffffff008efcb5c
mov x12, 0x6677
movk x12, 0x6666, lsl #16
movk x12, 0x4455, lsl #32
movk x12, 0x4455, lsl #48
eor x10, x10, x12
tst x11, x10
b.ne 0xfffffff008efcb5c
orr w10, wzr, 0x1
lsl x9, x10, x9
tst x9, x8
b.eq 0xfffffff008efcb94
```























Register indexing

Field descriptions

The MAIR EL1 bit assignments are:




MAIR EL1 is permitted to be cached in a TLB.

Attr<n>, bits [8n+7:8n], for n = 0 to 7


The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of <n> in Attr<n>.

Bits [7:4] are encoded as follows:




EL1: rwx


ELO: rwx





EL1: rwx


ELO: rwx























APRR

s3_4_c15_c2_0	APRR_EL0
s3_4_c15_c2_1	APRR_EL1
s3_4_c15_c2_2	KTRR_LOCK_EL1
s3_4_c15_c2_3	KTRR_LOWER_EL1
s3_4_c15_c2_4	KTRR_UPPER_EL1
s3_4_c15_c2_5	???
s3_4_c15_c2_6	APRR_JIT_ENABLE
s3_4_c15_c2_7	APRR_JIT_MASK

• iOS 13: PPL / trust cache

• iOS 13: PPL / trust cache

• A13: ARMv8.4? ExtPAC? BTI?

• iOS 13: PPL / trust cache

• A13: ARMv8.4? ExtPAC? BTI?

• A14: ARMv8.5?

- iOS 13: PPL / trust cache
- A13: ARMv8.4? ExtPAC? BTI?
- A14: ARMv8.5?
- Lots

- iOS 13: PPL / trust cache
- A13: ARMv8.4? ExtPAC? BTI?
- A14: ARMv8.5?
- Lots
- and lots

- iOS 13: PPL / trust cache
- A13: ARMv8.4? ExtPAC? BTI?
- A14: ARMv8.5?
- Lots
- and lots
- and lots of post-exploit mitigations

Questions?

Thanks

- The entire Jake Blair team
- Luca Todesco / @qwertyoruiopz
- Hao Xu / @windknown
- Brandon Azad
- Jonathan Levin
- @xerub