ICM45686 eMD driver

Generated by Doxygen 1.9.1

1 Overview		1
1.1 Introduction		1
2 Deprecated List	;	3
3 Module Index	!	5
3.1 Modules	!	5
4 Class Index	-	7
4.1 Class List		7
5 File Index	1	1
5.1 File List	1	1
6 Module Documentation	1:	3
6.1 Defs	19	3
6.1.1 Detailed Description	18	8
6.1.2 Macro Definition Documentation	19	9
6.1.2.1 ACC_STARTUP_TIME_US	19	9
6.1.2.2 ACCEL_DATA_SIZE	19	9
6.1.2.3 EDMP_INT_SRC_ACCEL_DRDY_MASK	19	9
6.1.2.4 EDMP_INT_SRC_EXT_INT_DRDY_MASK	19	9
6.1.2.5 EDMP_INT_SRC_EXT_ODR_DRDY_MASK	19	9
6.1.2.6 EDMP_INT_SRC_GYRO_DRDY_MASK	19	9
6.1.2.7 EDMP_INT_SRC_ON_DEMAND_MASK	19	9
6.1.2.8 EDMP_INT_SRC_WOM_DRDY_MASK	20	0
6.1.2.9 FIFO_ACCEL_GYRO_HIGH_RES_SIZE	20	0
6.1.2.10 FIFO_COMP_1_SAMPLE_IN_FRAME	20	0
6.1.2.11 FIFO_COMP_2_SAMPLES_IN_FRAME	20	0
6.1.2.12 FIFO_COMP_3_SAMPLES_IN_FRAME	20	0
6.1.2.13 FIFO_COMP_4_SAMPLES_IN_FRAME	20	0
6.1.2.14 FIFO_COMP_X2_COMPRESSION	20	0
6.1.2.15 FIFO_COMP_X3_COMPRESSION	20	0
6.1.2.16 FIFO_COMP_X4_COMPRESSION	2	1
6.1.2.17 FIFO_ES0_6B_DATA_SIZE	2	1
6.1.2.18 FIFO_ES0_9B_DATA_SIZE	2	1
6.1.2.19 FIFO_ES1_DATA_SIZE	2	1
6.1.2.20 FIFO_HEADER_SIZE	2	1
6.1.2.21 FIFO_TEMP_DATA_SIZE	2 <sup>.</sup>	1
6.1.2.22 FIFO_TEMP_HIGH_RES_SIZE	2	1
6.1.2.23 FIFO_TS_FSYNC_SIZE	2 <sup>.</sup>	1
6.1.2.24 GYR_STARTUP_TIME_US		2
6.1.2.25 GYRO_DATA_SIZE		2
6.1.2.26 INT4_TO_INT8	2	2

6.1.2.27 INT5_TO_INT8
6.1.2.28 INV_IMU_DISABLE
6.1.2.29 INV_IMU_ENABLE
6.1.2.30 INV_IMU_ERROR
6.1.2.31 INV_IMU_ERROR_BAD_ARG
6.1.2.32 INV_IMU_ERROR_EDMP_BUF_EMPTY
6.1.2.33 INV_IMU_ERROR_EDMP_ODR
6.1.2.34 INV_IMU_ERROR_TIMEOUT
6.1.2.35 INV_IMU_ERROR_TRANSPORT
6.1.2.36 INV_IMU_OK
6.1.2.37 INVALID_VALUE_FIFO
6.1.2.38 INVALID_VALUE_FIFO_1B
6.1.2.39 OUT_OF_BOUND_TEMP_NEG_FIFO_1B
6.1.2.40 OUT_OF_BOUND_TEMP_POS_FIFO_1B
6.1.2.41 SELFTEST_ACCEL_DIS
6.1.2.42 SELFTEST_ACCEL_EN
6.1.2.43 SELFTEST_ACCEL_EN_MASK
6.1.2.44 SELFTEST_ACCEL_THRESH_MASK
6.1.2.45 SELFTEST_AVERAGE_TIME_MASK
6.1.2.46 SELFTEST_GYRO_DIS
6.1.2.47 SELFTEST_GYRO_EN
6.1.2.48 SELFTEST_GYRO_EN_MASK
6.1.2.49 SELFTEST_GYRO_THRESH_MASK
6.1.2.50 SELFTESTCAL_INIT_DIS
6.1.2.51 SELFTESTCAL_INIT_EN
6.1.2.52 SELFTESTCAL_INIT_EN_MASK
6.1.2.53 STC_RESULTS_ACCEL_SC_MASK
6.1.2.54 STC_RESULTS_ACCEL_X_MASK
6.1.2.55 STC_RESULTS_ACCEL_Y_MASK
6.1.2.56 STC_RESULTS_ACCEL_Z_MASK
6.1.2.57 STC_RESULTS_GYRO_SC_MASK
6.1.2.58 STC_RESULTS_GYRO_X_MASK
6.1.2.59 STC_RESULTS_GYRO_Y_MASK
6.1.2.60 STC_RESULTS_GYRO_Z_MASK
6.1.2.61 STC_RESULTS_ST_STATUS_MASK
6.1.2.62 TAP_SMUDGE_REJECT_THR_400HZ
6.1.2.63 TAP_SMUDGE_REJECT_THR_800HZ
6.1.2.64 TAP_TMAX_400HZ
6.1.2.65 TAP_TMAX_800HZ
6.1.2.66 TAP_TMIN_400HZ
6.1.2.67 TAP_TMIN_800HZ
6.1.2.68 TEMP_DATA_SIZE

6.1.3 En	umeration Type Documentation	27
6	S.1.3.1 accel_config0_accel_odr_t	27
6	S.1.3.2 accel_config0_accel_ui_fs_sel_t	28
6	S.1.3.3 dmp_ext_sen_odr_cfg_apex_odr_t	28
6	S.1.3.4 dmp_ext_sen_odr_cfg_ext_odr_t	29
6	S.1.3.5 drive_config0_pads_i2c_slew_t	29
6	S.1.3.6 drive_config0_pads_spi_slew_t	29
6	S.1.3.7 fifo_config0_fifo_depth_t	29
6	S.1.3.8 fifo_config0_fifo_mode_t	30
6	S.1.3.9 fifo_config2_fifo_wr_wm_gt_th_t	30
6	S.1.3.10 fifo_config4_fifo_comp_nc_flow_cfg_t	30
6	S.1.3.11 fifo_config4_fifo_es0_6b_9b_t	31
6	S.1.3.12 fs_sel_aux_accel_fs_sel_t	31
6	S.1.3.13 fs_sel_aux_gyro_fs_sel_t	31
6	S.1.3.14 fsync_config0_ap_fsync_sel_t	31
6	S.1.3.15 gyro_config0_gyro_odr_t	32
6	S.1.3.16 gyro_config0_gyro_ui_fs_sel_t	32
6	S.1.3.17 intf_config1_ovrd_ap_spi_34_mode_ovrd_val_t	33
6	S.1.3.18 intf_config1_ovrd_ap_spi_mode_ovrd_val_t	33
6	S.1.3.19 intx_config2_intx_drive_t	33
6	S.1.3.20 intx_config2_intx_mode_t	33
(	S.1.3.21 intx_config2_intx_polarity_t	34
6	S.1.3.22 inv_imu_int_num_t	34
6	S.1.3.23 ioc_pad_scenario_ovrd_pads_int2_cfg_ovrd_val_t	34
(	S.1.3.24 ipreg_sys1_reg_166_gyro_src_ctrl_sel_t	34
(	S.1.3.25 ipreg_sys1_reg_170_gyro_lp_avg_sel_t	35
6	S.1.3.26 ipreg_sys1_reg_172_gyro_ui_lpfbw_sel_t	35
6	S.1.3.27 ipreg_sys2_reg_123_accel_src_ctrl_sel_t	36
6	S.1.3.28 ipreg_sys2_reg_129_accel_lp_avg_sel_t	36
6	S.1.3.29 ipreg_sys2_reg_131_accel_ui_lpfbw_t	36
6	S.1.3.30 odr_decimate_config_accel_fifo_odr_dec_t	37
(	S.1.3.31 odr_decimate_config_gyro_fifo_odr_dec_t	37
6	S.1.3.32 pwr_mgmt0_accel_mode_t	37
6	S.1.3.33 pwr_mgmt0_gyro_mode_t	38
(	S.1.3.34 reg_misc1_osc_id_ovrd_t	38
6	S.1.3.35 selftest_accel_threshold_t	38
6	S.1.3.36 selftest_average_time_t	39
6	S.1.3.37 selftest_gyro_threshold_t	39
6	S.1.3.38 smc_control_0_accel_lp_clk_sel_t	39
6	S.1.3.39 sreg_ctrl_sreg_data_endian_sel_t	40
6	6.1.3.40 stc_patch_params_t	40
6	5.1.3.41 tmst_wom_config_tmst_resol_t	40

6.1.3.42 tmst_wom_config_wom_int_dur_t	. 40
6.1.3.43 tmst_wom_config_wom_int_mode_t	. 41
6.1.3.44 tmst_wom_config_wom_mode_t	. 41
6.2 Basic Driver	. 41
6.2.1 Detailed Description	. 43
6.2.2 Macro Definition Documentation	. 43
6.2.2.1 FORMAT_16_BITS_DATA	. 43
6.2.3 Function Documentation	. 43
6.2.3.1 inv_imu_flush_fifo()	. 43
6.2.3.2 inv_imu_get_config_int()	. 44
6.2.3.3 inv_imu_get_endianness()	. 44
6.2.3.4 inv_imu_get_fifo_config()	. 44
6.2.3.5 inv_imu_get_fifo_frame()	. 45
6.2.3.6 inv_imu_get_frame_count()	. 45
6.2.3.7 inv_imu_get_int_status()	. 45
6.2.3.8 inv_imu_get_register_data()	. 47
6.2.3.9 inv_imu_get_version()	. 47
6.2.3.10 inv_imu_get_who_am_i()	. 47
6.2.3.11 inv_imu_select_accel_lp_clk()	. 48
6.2.3.12 inv_imu_set_accel_frequency()	. 48
6.2.3.13 inv_imu_set_accel_fsr()	. 49
6.2.3.14 inv_imu_set_accel_ln_bw()	. 49
6.2.3.15 inv_imu_set_accel_lp_avg()	. 49
6.2.3.16 inv_imu_set_accel_mode()	. 50
6.2.3.17 inv_imu_set_config_int()	. 50
6.2.3.18 inv_imu_set_fifo_config()	. 51
6.2.3.19 inv_imu_set_gyro_frequency()	. 51
6.2.3.20 inv_imu_set_gyro_fsr()	. 51
6.2.3.21 inv_imu_set_gyro_ln_bw()	. 52
6.2.3.22 inv_imu_set_gyro_lp_avg()	. 52
6.2.3.23 inv_imu_set_gyro_mode()	. 53
6.2.3.24 inv_imu_set_pin_config_int()	. 53
6.2.3.25 inv_imu_sleep_us()	. 53
6.2.3.26 inv_imu_soft_reset()	. 54
6.3 Driver Advanced	. 54
6.3.1 Detailed Description	. 56
6.3.2 Macro Definition Documentation	. 56
6.3.2.1 FIFO_MIRRORING_SIZE	. 56
6.3.3 Enumeration Type Documentation	. 56
6.3.3.1 inv_imu_sensor_id_t	. 56
6.3.4 Function Documentation	. 57
6.3.4.1 inv_imu_adv_configure_wom()	. 57

6.3.4.2 inv_imu_adv_convert_odr_bitfield_to_us()	58
6.3.4.3 inv_imu_adv_device_reset()	58
6.3.4.4 inv_imu_adv_disable_accel()	58
6.3.4.5 inv_imu_adv_disable_gyro()	59
6.3.4.6 inv_imu_adv_disable_wom()	59
6.3.4.7 inv_imu_adv_enable_accel_ln()	60
6.3.4.8 inv_imu_adv_enable_accel_lp()	60
6.3.4.9 inv_imu_adv_enable_gyro_ln()	60
6.3.4.10 inv_imu_adv_enable_gyro_lp()	61
6.3.4.11 inv_imu_adv_enable_wom()	61
6.3.4.12 inv_imu_adv_get_accel_fsr()	61
6.3.4.13 inv_imu_adv_get_data_from_fifo()	62
6.3.4.14 inv_imu_adv_get_data_from_registers()	62
6.3.4.15 inv_imu_adv_get_fifo_config()	63
6.3.4.16 inv_imu_adv_get_gyro_fsr()	63
6.3.4.17 inv_imu_adv_get_timestamp_resolution_us()	63
6.3.4.18 inv_imu_adv_init()	64
6.3.4.19 inv_imu_adv_parse_fifo_data()	64
6.3.4.20 inv_imu_adv_power_down_sram()	65
6.3.4.21 inv_imu_adv_power_up_sram()	65
6.3.4.22 inv_imu_adv_reset_fifo()	65
6.3.4.23 inv_imu_adv_set_endianness()	66
6.3.4.24 inv_imu_adv_set_fifo_config()	66
6.3.4.25 inv_imu_adv_set_timestamp_resolution()	66
6.4 EDMP	67
6.4.1 Detailed Description	69
6.4.2 Macro Definition Documentation	69
6.4.2.1 INV_IMU_READ_EDMP_SRAM	69
6.4.2.2 INV_IMU_WRITE_EDMP_SRAM	69
6.4.3 Enumeration Type Documentation	70
6.4.3.1 inv_imu_edmp_activity_class_t	70
6.4.3.2 inv_imu_edmp_int_t	70
6.4.3.3 inv_imu_edmp_tap_axis_t	71
6.4.3.4 inv_imu_edmp_tap_dir_t	71
6.4.3.5 inv_imu_edmp_tap_num_t	71
6.4.4 Function Documentation	71
6.4.4.1 inv_imu_edmp_configure()	72
6.4.4.2 inv_imu_edmp_disable()	72
6.4.4.3 inv_imu_edmp_disable_ff()	72
6.4.4.4 inv_imu_edmp_disable_pedometer()	73
6.4.4.5 inv_imu_edmp_disable_r2w()	73
6.4.4.6 inv_imu_edmp_disable_smd()	73

6.4.4.7 inv_imu_edmp_disable_tap()	. 74
6.4.4.8 inv_imu_edmp_disable_tilt()	. 74
6.4.4.9 inv_imu_edmp_enable()	. 74
6.4.4.10 inv_imu_edmp_enable_ff()	. 75
6.4.4.11 inv_imu_edmp_enable_pedometer()	. 75
6.4.4.12 inv_imu_edmp_enable_r2w()	. 76
6.4.4.13 inv_imu_edmp_enable_smd()	. 76
6.4.4.14 inv_imu_edmp_enable_tap()	. 76
6.4.4.15 inv_imu_edmp_enable_tilt()	. 77
6.4.4.16 inv_imu_edmp_get_apex_parameters()	. 77
6.4.4.17 inv_imu_edmp_get_config_int_apex()	. 77
6.4.4.18 inv_imu_edmp_get_ff_data()	. 78
6.4.4.19 inv_imu_edmp_get_int_apex_status()	. 78
6.4.4.20 inv_imu_edmp_get_pedometer_data()	. 79
6.4.4.21 inv_imu_edmp_get_tap_data()	. 79
6.4.4.22 inv_imu_edmp_init_apex()	. 79
6.4.4.23 inv_imu_edmp_mask_int_src()	. 80
6.4.4.24 inv_imu_edmp_recompute_apex_decimation()	. 80
6.4.4.25 inv_imu_edmp_run_ondemand()	. 81
6.4.4.26 inv_imu_edmp_set_apex_parameters()	. 81
6.4.4.27 inv_imu_edmp_set_config_int_apex()	. 82
6.4.4.28 inv_imu_edmp_set_frequency()	. 82
6.4.4.29 inv_imu_edmp_unmask_int_src()	. 83
6.4.4.30 inv_imu_edmp_wait_for_idle()	. 83
6.5 EDMP Wearable	. 83
6.5.1 Detailed Description	. 84
6.5.2 Function Documentation	. 84
6.5.2.1 inv_imu_edmp_b2s_disable()	. 84
6.5.2.2 inv_imu_edmp_b2s_enable()	. 84
6.5.2.3 inv_imu_edmp_b2s_get_parameters()	. 85
6.5.2.4 inv_imu_edmp_b2s_init()	. 85
6.5.2.5 inv_imu_edmp_b2s_set_parameters()	. 86
6.6 Self-test	. 86
6.6.1 Detailed Description	. 87
6.6.2 Macro Definition Documentation	. 87
6.6.2.1 INV_IMU_ST_STATUS_FAIL	. 87
6.6.2.2 INV_IMU_ST_STATUS_NOT_RUN	. 87
6.6.2.3 INV_IMU_ST_STATUS_SUCCESS	. 87
6.6.3 Function Documentation	. 87
6.6.3.1 inv_imu_selftest()	. 87
6.6.3.2 inv_imu_selftest_init_params()	. 88
6.7 Transport	. 88

	6.7.1 Detailed Description	89
	6.7.2 Macro Definition Documentation	89
	6.7.2.1 UI_I2C	89
	6.7.2.2 UI_SPI3	89
	6.7.2.3 UI_SPI4	90
	6.7.3 Typedef Documentation	90
	6.7.3.1 inv_imu_read_reg_t	90
	6.7.3.2 inv_imu_serif_type_t	90
	6.7.3.3 inv_imu_write_reg_t	90
	6.7.4 Function Documentation	91
	6.7.4.1 inv_imu_read_reg()	91
	6.7.4.2 inv_imu_read_sram()	91
	6.7.4.3 inv_imu_write_reg()	92
	6.7.4.4 inv_imu_write_sram()	92
7	Class Documentation	95
•	7.1 accel_config0_t Struct Reference	95
	7.1.1 Member Data Documentation	95
	7.1.1.1 accel_odr	95
	7.1.1.2 accel_ui_fs_sel	95
	7.1.1.3 resv_1	95
	7.2 accel_wom_x_thr_t Struct Reference	96
	7.2.1 Member Data Documentation	96
	7.2.1.1 wom_x_th	96
	7.3 accel_wom_y_thr_t Struct Reference	96
	7.3.1 Member Data Documentation	96
	7.3.1.1 wom_y_th	96
	7.4 accel_wom_z_thr_t Struct Reference	97
	7.4.1 Member Data Documentation	97
	7.4.1.1 wom_z_th	97
	7.5 apex_buffer_mgmt_t Struct Reference	97
	7.5.1 Member Data Documentation	97
	7.5.1.1 ff_duration_edmp_wptr	97
	7.5.1.2 ff_duration_host_rptr	98
	7.5.1.3 step count edmp wptr	98
	7.5.1.4 step_count_host_rptr	98
	7.6 dmp_ext_sen_odr_cfg_t Struct Reference	98
	7.6.1 Member Data Documentation	98
	7.6.1.1 apex_odr	98
	7.6.1.2 ext_odr	99
	7.6.1.3 ext_sensor_en	99
	7.6.1.4 resv_1	99

7.7 drive_config0_t Struct Reference
7.7.1 Member Data Documentation
7.7.1.1 pads_i2c_slew
7.7.1.2 pads_spi_slew
7.7.1.3 resv_1
7.7.1.4 virtual_access_aux2_en
7.8 drive_config1_t Struct Reference
7.8.1 Member Data Documentation
7.8.1.1 pads_i3c_ddr_slew
7.8.1.2 pads_i3c_sdr_slew
7.8.1.3 resv_1
7.9 drive_config2_t Struct Reference
7.9.1 Member Data Documentation
7.9.1.1 pads_slew
7.9.1.2 resv_1
7.10 edmp_apex_en0_t Struct Reference
7.10.1 Member Data Documentation
7.10.1.1 ff_en
7.10.1.2 pedo_en
7.10.1.3 r2w_en
7.10.1.4 reserved0
7.10.1.5 reserved1
7.10.1.6 smd_en
7.10.1.7 tap_en
7.10.1.8 tilt_en
7.11 edmp_apex_en1_t Struct Reference
7.11.1 Member Data Documentation
7.11.1.1 basic_smd_en
7.11.1.2 edmp_enable
7.11.1.3 feature3_en
7.11.1.4 init_en
7.11.1.5 power_save_en
7.11.1.6 resv_1
7.11.1.7 resv_2
7.11.1.8 soft_hard_iron_corr_en
7.12 edmp_apex_enx_t Struct Reference
7.12.1 Detailed Description
7.12.2 Member Data Documentation
7.12.2.1 edmp_apex_en0
7.12.2.2 edmp_apex_en1
7.13 edmp_sp_start_addr_t Struct Reference
7.13.1 Member Data Documentation

7.13.1.1 edmp_sp_start_addr	6
7.14 fifo_comp_decode_t Union Reference	6
7.14.1 Detailed Description	6
7.14.2 Member Data Documentation	6
7.14.2.1	7
7.14.2.2 Byte	7
7.14.2.3 valid_samples_a	7
7.14.2.4 valid_samples_g	7
7.15 fifo_comp_header_t Union Reference	7
7.15.1 Detailed Description	8
7.15.2 Member Data Documentation	8
7.15.2.1 accel_bit	8
7.15.2.2	8
7.15.2.3 Byte	8
7.15.2.4 comp_frame	8
7.15.2.5 comp_ratio	8
7.15.2.6 ext_header	8
7.15.2.7 gyro_bit	9
7.15.2.8 tot_sample	9
7.16 fifo_config0_t Struct Reference	9
7.16.1 Member Data Documentation	9
7.16.1.1 fifo_depth	9
7.16.1.2 fifo_mode	9
7.17 fifo_config2_t Struct Reference	9
7.17.1 Member Data Documentation	0
7.17.1.1 fifo_flush	0
7.17.1.2 fifo_wr_wm_gt_th	0
7.17.1.3 resv_1	0
7.17.1.4 resv_2	0
7.18 fifo_config3_t Struct Reference	0
7.18.1 Member Data Documentation	1
7.18.1.1 fifo_accel_en	1
7.18.1.2 fifo_es0_en	1
7.18.1.3 fifo_es1_en	1
7.18.1.4 fifo_gyro_en	1
7.18.1.5 fifo_hires_en	1
7.18.1.6 fifo_if_en	2
7.18.1.7 resv_1	2
7.19 fifo_config4_t Struct Reference	2
7.19.1 Member Data Documentation	2
7.19.1.1 fifo_comp_en	2
7.19.1.2 fifo_comp_nc_flow_cfg	2

7.19.1.3 fifo_es0_6b_9b	113
7.19.1.4 fifo_tmst_fsync_en	113
7.19.1.5 resv_1	113
7.20 fifo_configx_t Struct Reference	113
7.20.1 Detailed Description	114
7.20.2 Member Data Documentation	114
7.20.2.1 fifo_config0	114
7.20.2.2 fifo_config1_0	114
7.20.2.3 fifo_config1_1	114
7.20.2.4 fifo_config2	114
7.20.2.5 fifo_config3	114
7.20.2.6 fifo_config4	114
7.21 fifo_data_t Struct Reference	115
7.21.1 Member Data Documentation	115
7.21.1.1 fifo_data	115
7.22 fifo_header2_t Union Reference	115
7.22.1 Detailed Description	115
7.22.2 Member Data Documentation	116
7.22.2.1	116
7.22.2.2 Byte	116
7.22.2.3 es0_6b_9b	116
7.22.2.4 es0_en	116
7.22.2.5 es0_vld	116
7.22.2.6 es1_en	116
7.22.2.7 es1_vld	116
7.22.2.8 unused1	117
7.22.2.9 unused2	117
7.22.2.10 unused3	117
7.23 fifo_header_t Union Reference	117
7.23.1 Detailed Description	117
7.23.2 Member Data Documentation	118
7.23.2.1 accel_bit	118
7.23.2.2 accel_odr_different	118
7.23.2.3	118
7.23.2.4 Byte	118
7.23.2.5 ext_header	118
7.23.2.6 fsync_bit	118
7.23.2.7 gyro_bit	118
7.23.2.8 gyro_odr_different	119
7.23.2.9 timestamp_bit	119
7.23.2.10 twentybits_bit	119
7.24 fifo_sram_sleep_t Struct Reference	119

7.24.1 Member Data Documentation	19
7.24.1.1 fifo_gsleep_shared_sram	19
7.24.1.2 resv_1	19
7.25 fs_sel_aux1_t Struct Reference	20
7.25.1 Member Data Documentation	20
7.25.1.1 accel_aux1_fs_sel	20
7.25.1.2 gyro_aux1_fs_sel	20
7.25.1.3 resv_1	20
7.26 fs_sel_aux2_t Struct Reference	20
7.26.1 Member Data Documentation	21
7.26.1.1 accel_aux2_fs_sel	21
7.26.1.2 gyro_aux2_fs_sel	21
7.26.1.3 resv_1	21
7.27 fsync_config0_t Struct Reference	21
7.27.1 Member Data Documentation	21
7.27.1.1 ap_fsync_flag_clear_sel	21
7.27.1.2 ap_fsync_sel	22
7.27.1.3 resv_1	22
7.28 fsync_config1_t Struct Reference	22
7.28.1 Member Data Documentation	22
7.28.1.1 aux1_fsync_flag_clear_sel	22
7.28.1.2 aux1_fsync_sel	22
7.28.1.3 resv_1	23
7.29 gyro_config0_t Struct Reference	23
7.29.1 Member Data Documentation	23
7.29.1.1 gyro_odr	23
7.29.1.2 gyro_ui_fs_sel	23
7.30 i2cm_command_0_t Struct Reference	23
7.30.1 Member Data Documentation	24
7.30.1.1 burstlen_0	24
7.30.1.2 ch_sel_0	24
7.30.1.3 endflag_0	24
7.30.1.4 r_w_0	24
7.31 i2cm_command_1_t Struct Reference	24
7.31.1 Member Data Documentation	24
7.31.1.1 burstlen_1	25
7.31.1.2 ch_sel_1	25
7.31.1.3 endflag_1	25
7.31.1.4 r_w_1	25
7.32 i2cm_command_2_t Struct Reference	25
7.32.1 Member Data Documentation	25
7.32.1.1 burstlen 2	26

7.32.1.2 ch_sel_2	26
7.32.1.3 endflag_2	26
7.32.1.4 r_w_2	26
7.33 i2cm_command_3_t Struct Reference	26
7.33.1 Member Data Documentation	26
7.33.1.1 burstlen_3	27
7.33.1.2 ch_sel_3	27
7.33.1.3 endflag_3	27
7.33.1.4 r_w_3	27
7.34 i2cm_control_t Struct Reference	27
7.34.1 Member Data Documentation	27
7.34.1.1 i2cm_go	28
7.34.1.2 i2cm_restart_en	28
7.34.1.3 i2cm_speed	28
7.34.1.4 resv_1	28
7.34.1.5 resv_2	28
7.34.1.6 resv_3	28
7.35 i2cm_dev_profile0_t Struct Reference	28
7.35.1 Member Data Documentation	29
7.35.1.1 rd_address_0	29
7.36 i2cm_dev_profile1_t Struct Reference	29
7.36.1 Member Data Documentation	29
7.36.1.1 dev_id_0	29
7.36.1.2 resv_1	29
7.37 i2cm_dev_profile2_t Struct Reference	29
7.37.1 Member Data Documentation	30
7.37.1.1 rd_address_1	30
7.38 i2cm_dev_profile3_t Struct Reference	30
7.38.1 Member Data Documentation	30
7.38.1.1 dev_id_1	30
7.38.1.2 resv_1	30
7.39 i2cm_ext_dev_status_t Struct Reference	31
7.39.1 Member Data Documentation	31
7.39.1.1 i2cm_ext_dev_status	31
7.39.1.2 resv_1	31
7.40 i2cm_rd_data0_t Struct Reference	31
7.40.1 Member Data Documentation	31
7.40.1.1 i2cm_rd_data0	32
7.41 i2cm_rd_data10_t Struct Reference	32
7.41.1 Member Data Documentation	32
7.41.1.1 i2cm_rd_data10	32
7.42 i2cm rd data11 t Struct Reference	₹2

7.42.1 Member Data Documentation	32
7.42.1.1 i2cm_rd_data11	33
7.43 i2cm_rd_data12_t Struct Reference	33
7.43.1 Member Data Documentation	33
7.43.1.1 i2cm_rd_data12	33
7.44 i2cm_rd_data13_t Struct Reference	33
7.44.1 Member Data Documentation	33
7.44.1.1 i2cm_rd_data13	34
7.45 i2cm_rd_data14_t Struct Reference	34
7.45.1 Member Data Documentation	34
7.45.1.1 i2cm_rd_data14	34
7.46 i2cm_rd_data15_t Struct Reference	34
7.46.1 Member Data Documentation	34
7.46.1.1 i2cm_rd_data15	35
7.47 i2cm_rd_data16_t Struct Reference	35
7.47.1 Member Data Documentation	35
7.47.1.1 i2cm_rd_data16	35
7.48 i2cm_rd_data17_t Struct Reference	35
7.48.1 Member Data Documentation	35
7.48.1.1 i2cm_rd_data17	36
7.49 i2cm_rd_data18_t Struct Reference	36
7.49.1 Member Data Documentation	36
7.49.1.1 i2cm_rd_data18	36
7.50 i2cm_rd_data19_t Struct Reference	36
7.50.1 Member Data Documentation	36
7.50.1.1 i2cm_rd_data19	37
7.51 i2cm_rd_data1_t Struct Reference	37
7.51.1 Member Data Documentation	37
7.51.1.1 i2cm_rd_data1	37
7.52 i2cm_rd_data20_t Struct Reference	37
7.52.1 Member Data Documentation	37
7.52.1.1 i2cm_rd_data20	138
7.53 i2cm_rd_data2_t Struct Reference	138
7.53.1 Member Data Documentation	138
7.53.1.1 i2cm_rd_data2	38
7.54 i2cm_rd_data3_t Struct Reference	38
7.54.1 Member Data Documentation	138
7.54.1.1 i2cm_rd_data3	139
7.55 i2cm_rd_data4_t Struct Reference	139
7.55.1 Member Data Documentation	39
7.55.1.1 i2cm_rd_data4	39
7.56 i2cm rd. data5 it Struct Reference	เฉด

7.56.1 Member Data Documentation	39
7.56.1.1 i2cm_rd_data5	40
7.57 i2cm_rd_data6_t Struct Reference	<del>1</del> 0
7.57.1 Member Data Documentation	<del>1</del> 0
7.57.1.1 i2cm_rd_data6	<del>1</del> 0
7.58 i2cm_rd_data7_t Struct Reference	40
7.58.1 Member Data Documentation	<del>1</del> 0
7.58.1.1 i2cm_rd_data7	41
7.59 i2cm_rd_data8_t Struct Reference	41
7.59.1 Member Data Documentation	41
7.59.1.1 i2cm_rd_data8	41
7.60 i2cm_rd_data9_t Struct Reference	41
7.60.1 Member Data Documentation	41
7.60.1.1 i2cm_rd_data9	12
7.61 i2cm_status_t Struct Reference	12
7.61.1 Member Data Documentation	12
7.61.1.1 i2cm_busy	12
7.61.1.2 i2cm_done	12
7.61.1.3 i2cm_scl_err	12
7.61.1.4 i2cm_sda_err	13
7.61.1.5 i2cm_srst_err	13
7.61.1.6 i2cm_timeout_err	13
7.61.1.7 resv_1	13
7.62 i2cm_wr_data0_t Struct Reference	13
7.62.1 Member Data Documentation	13
7.62.1.1 i2cm_wr_data0	13
7.63 i2cm_wr_data1_t Struct Reference	14
7.63.1 Member Data Documentation	14
7.63.1.1 i2cm_wr_data1	14
7.64 i2cm_wr_data2_t Struct Reference	14
7.64.1 Member Data Documentation	14
7.64.1.1 i2cm_wr_data2	14
7.65 i2cm_wr_data3_t Struct Reference	15
7.65.1 Member Data Documentation	45
7.65.1.1 i2cm_wr_data3	45
7.66 i2cm_wr_data4_t Struct Reference	15
7.66.1 Member Data Documentation	45
7.66.1.1 i2cm_wr_data4	15
7.67 i2cm_wr_data5_t Struct Reference	<del>1</del> 6
7.67.1 Member Data Documentation	<del>1</del> 6
7.67.1.1 i2cm_wr_data5	<del>1</del> 6
7.68 int1_config0_t Struct Reference	16

7.68.1 Member Data Documentation
7.68.1.1 int1_status_en_ap_agc_rdy
7.68.1.2 int1_status_en_ap_fsync
7.68.1.3 int1_status_en_aux1_agc_rdy
7.68.1.4 int1_status_en_aux1_drdy
7.68.1.5 int1_status_en_drdy
7.68.1.6 int1_status_en_fifo_full
7.68.1.7 int1_status_en_fifo_ths
7.68.1.8 int1_status_en_reset_done
7.69 int1_config1_t Struct Reference
7.69.1 Member Data Documentation
7.69.1.1 int1_status_en_apex_event
7.69.1.2 int1_status_en_i2cm_done
7.69.1.3 int1_status_en_i3c_protocol_err
7.69.1.4 int1_status_en_pll_rdy
7.69.1.5 int1_status_en_wom_x
7.69.1.6 int1_status_en_wom_y
7.69.1.7 int1_status_en_wom_z
7.69.1.8 resv_1
7.70 int1_config2_t Struct Reference
7.70.1 Member Data Documentation
7.70.1.1 int1_drive
7.70.1.2 int1_mode
7.70.1.3 int1_polarity
7.70.1.4 resv_1
7.71 int1_status0_t Struct Reference
7.71.1 Member Data Documentation
7.71.1.1 int1_status_ap_agc_rdy
7.71.1.2 int1_status_ap_fsync
7.71.1.3 int1_status_aux1_agc_rdy
7.71.1.4 int1_status_aux1_drdy
7.71.1.5 int1_status_drdy
7.71.1.6 int1_status_fifo_full
7.71.1.7 int1_status_fifo_ths
7.71.1.8 int1_status_reset_done
7.72 int1_status1_t Struct Reference
7.72.1 Member Data Documentation
7.72.1.1 int1_status_apex_event
7.72.1.2 int1_status_i2cm_done
7.72.1.3 int1_status_i3c_protocol_err
7.72.1.4 int1_status_pll_rdy
7.72.1.5 int1_status_wom_x

7.72.1.6 int1_status_wom_y
7.72.1.7 int1_status_wom_z
7.72.1.8 resv_1
7.73 int2_config0_t Struct Reference
7.73.1 Member Data Documentation
7.73.1.1 int2_status_en_ap_agc_rdy
7.73.1.2 int2_status_en_ap_fsync
7.73.1.3 int2_status_en_aux1_agc_rdy
7.73.1.4 int2_status_en_aux1_drdy
7.73.1.5 int2_status_en_drdy
7.73.1.6 int2_status_en_fifo_full
7.73.1.7 int2_status_en_fifo_ths
7.73.1.8 int2_status_en_reset_done
7.74 int2_config1_t Struct Reference
7.74.1 Member Data Documentation
7.74.1.1 int2_status_en_apex_event
7.74.1.2 int2_status_en_i2cm_done
7.74.1.3 int2_status_en_i3c_protocol_err
7.74.1.4 int2_status_en_pll_rdy
7.74.1.5 int2_status_en_wom_x
7.74.1.6 int2_status_en_wom_y
7.74.1.7 int2_status_en_wom_z
7.74.1.8 resv_1
7.75 int2_config2_t Struct Reference
7.75.1 Member Data Documentation
7.75.1.1 int2_drive
7.75.1.2 int2_mode
7.75.1.3 int2_polarity
7.75.1.4 resv_1
7.76 int2_status0_t Struct Reference
7.76.1 Member Data Documentation
7.76.1.1 int2_status_ap_agc_rdy
7.76.1.2 int2_status_ap_fsync
7.76.1.3 int2_status_aux1_agc_rdy
7.76.1.4 int2_status_aux1_drdy
7.76.1.5 int2_status_drdy
7.76.1.6 int2_status_fifo_full
7.76.1.7 int2_status_fifo_ths
7.76.1.8 int2_status_reset_done
7.77 int2_status1_t Struct Reference
7.77.1 Member Data Documentation
7.77.1.1 int2_status_apex_event

7.77.1.2 int2_status_i2cm_done
7.77.1.3 int2_status_i3c_protocol_err
7.77.1.4 int2_status_pll_rdy
7.77.1.5 int2_status_wom_x
7.77.1.6 int2_status_wom_y
7.77.1.7 int2_status_wom_z
7.77.1.8 resv_1
7.78 int_apex_config0_t Struct Reference
7.78.1 Member Data Documentation
7.78.1.1 int_status_mask_pin_ff_det
7.78.1.2 int_status_mask_pin_high_g_det
7.78.1.3 int_status_mask_pin_low_g_det
7.78.1.4 int_status_mask_pin_r2w_wake_det
7.78.1.5 int_status_mask_pin_step_cnt_ovfl
7.78.1.6 int_status_mask_pin_step_det
7.78.1.7 int_status_mask_pin_tap_detect
7.78.1.8 int_status_mask_pin_tilt_det
7.79 int_apex_config1_t Struct Reference
7.79.1 Member Data Documentation
7.79.1.1 int_status_mask_pin_basic_smd
7.79.1.2 int_status_mask_pin_r2w_sleep_det
7.79.1.3 int_status_mask_pin_sa_done
7.79.1.4 int_status_mask_pin_selftest_done
7.79.1.5 int_status_mask_pin_smd_det
7.79.1.6 resv_1
7.79.1.7 resv_2
7.80 int_apex_configx_t Struct Reference
7.80.1 Detailed Description
7.80.2 Member Data Documentation
7.80.2.1 int_apex_config0
7.80.2.2 int_apex_config1
7.81 int_apex_status0_t Struct Reference
7.81.1 Member Data Documentation
7.81.1.1 int_status_ff_det
7.81.1.2 int_status_high_g_det
7.81.1.3 int_status_low_g_det
7.81.1.4 int_status_r2w_wake_det
7.81.1.5 int_status_step_cnt_ovfl
7.81.1.6 int_status_step_det
7.81.1.7 int_status_tap_det
7.81.1.8 int_status_tilt_det
7.82 int apply status 1 t Struct Reference

7.82.1 Member Data Documentation
7.82.1.1 int_status_basic_smd
7.82.1.2 int_status_r2w_sleep_det
7.82.1.3 int_status_sa_done
7.82.1.4 int_status_selftest_done
7.82.1.5 int_status_smd_det
7.82.1.6 resv_1
7.82.1.7 resv_2
7.83 int_apex_statusx_t Struct Reference
7.83.1 Detailed Description
7.83.2 Member Data Documentation
7.83.2.1 int_apex_status0
7.83.2.2 int_apex_status1
7.84 int_aux2_config_t Struct Reference
7.84.1 Member Data Documentation
7.84.1.1 int_en_aux2_agc_rdy
7.84.1.2 int_en_aux2_drdy
7.84.1.3 int_en_aux2_pll_rdy
7.84.1.4 int_en_aux2_reset_done
7.84.1.5 resv_1
7.85 int_aux2_status_t Struct Reference
7.85.1 Member Data Documentation
7.85.1.1 int_status_aux2_agc_rdy
7.85.1.2 int_status_aux2_drdy
7.85.1.3 int_status_aux2_pll_rdy
7.85.1.4 int_status_aux2_reset_done
7.85.1.5 resv_1
7.86 int_i2cm_source_t Struct Reference
7.86.1 Member Data Documentation
7.86.1.1 int_status_i2cm_ioc_ext_trig_en
7.86.1.2 int_status_i2cm_smc_ext_odr_en
7.86.1.3 resv_1
7.87 int_pulse_min_off_intf0_t Struct Reference
7.87.1 Member Data Documentation
7.87.1.1 int0_tdeassert_disable
7.87.1.2 resv_1
7.88 int_pulse_min_off_intf1_t Struct Reference
7.88.1 Member Data Documentation
7.88.1.1 int1_tdeassert_disable
7.88.1.2 resv_1
7.89 int_pulse_min_on_intf0_t Struct Reference
7 80 1 Member Data Documentation

7.89.1.1 int0_tpulse_duration
7.89.1.2 resv_1
7.90 int_pulse_min_on_intf1_t Struct Reference
7.90.1 Member Data Documentation
7.90.1.1 int1_tpulse_duration
7.90.1.2 resv_1
7.91 intf_aux_config_t Struct Reference
7.91.1 Member Data Documentation
7.91.1.1 aux1_spi_34_mode
7.91.1.2 aux1_spi_mode
7.91.1.3 aux2_spi_mode
7.91.1.4 resv_1
7.92 intf_config0_t Struct Reference
7.92.1 Member Data Documentation
7.92.1.1 ap_spi_34_mode
7.92.1.2 ap_spi_mode
7.92.1.3 resv_1
7.92.1.4 resv_2
7.92.1.5 virtual_access_aux1_en
7.93 intf_config1_ovrd_t Struct Reference
7.93.1 Member Data Documentation
7.93.1.1 ap_spi_34_mode_ovrd
7.93.1.2 ap_spi_34_mode_ovrd_val
7.93.1.3 ap_spi_mode_ovrd
7.93.1.4 ap_spi_mode_ovrd_val
7.93.1.5 resv_1
7.94 intf_config_ovrd_aux1_t Struct Reference
7.94.1 Member Data Documentation
7.94.1.1 aux1_ireg_auto_addr_inc_dis
7.94.1.2 aux1_spi_34_mode_ovrd
7.94.1.3 aux1_spi_34_mode_ovrd_val
7.94.1.4 aux1_spi_mode_ovrd
7.94.1.5 aux1_spi_mode_ovrd_val
7.94.1.6 resv_1
7.95 intf_config_ovrd_aux2_t Struct Reference
7.95.1 Member Data Documentation
7.95.1.1 aux2_ireg_auto_addr_inc_dis
7.95.1.2 aux2_spi_mode_ovrd
7.95.1.3 aux2_spi_mode_ovrd_val
7.95.1.4 resv_1
7.96 intx_configx_t Struct Reference
7.96.1 Detailed Description 179

7.96.2 Member Data Documentation	179
7.96.2.1 int1_config0	180
7.96.2.2 int1_config1	180
7.97 intx_statusx_t Struct Reference	180
7.97.1 Detailed Description	180
7.97.2 Member Data Documentation	181
7.97.2.1 int1_status0	181
7.97.2.2 int1_status1	181
7.98 inv_imu_adv_fifo_config_t Struct Reference	181
7.98.1 Detailed Description	182
7.98.2 Member Data Documentation	182
7.98.2.1 accel_dec	182
7.98.2.2 base_conf	182
7.98.2.3 comp_en	183
7.98.2.4 comp_nc_flow_cfg	183
7.98.2.5 es0_6b_9b	183
7.98.2.6 es0_en	183
7.98.2.7 es1_en	183
7.98.2.8 fifo_wr_wm_gt_th	183
7.98.2.9 gyro_dec	184
7.98.2.10 tmst_fsync_en	184
7.99 inv_imu_adv_var_t Struct Reference	184
7.99.1 Detailed Description	185
7.99.2 Member Data Documentation	185
7.99.2.1 accel_baseline	185
7.99.2.2 accel_baseline_found	185
7.99.2.3 fifo_comp_en	185
7.99.2.4 fifo_is_used	185
7.99.2.5 fifo_mode	185
7.99.2.6 gyro_baseline	186
7.99.2.7 gyro_baseline_found	186
7.99.2.8 sensor_event_cb	186
7.99.2.9 temp_baseline	186
7.99.2.10 temp_baseline_found	186
7.100 inv_imu_device_t Struct Reference	187
7.100.1 Detailed Description	187
7.100.2 Member Data Documentation	187
7.100.2.1 adv_var	188
7.100.2.2 endianness_data	188
7.100.2.3 fifo_frame_size	188
7.100.2.4 transport	188
7.101 inv_imu_edmp_apex_parameters_t Struct Reference	188

7.101.1 Detailed Description	189
7.101.2 Member Data Documentation	189
7.101.2.1 ff_debounce_duration	190
7.101.2.2 ff_max_duration	190
7.101.2.3 ff_min_duration	190
7.101.2.4 hard_iron_offset	190
7.101.2.5 highg_peak_th	190
7.101.2.6 highg_peak_th_hyst	190
7.101.2.7 highg_time_th	190
7.101.2.8 lowg_peak_th	190
7.101.2.9 lowg_peak_th_hyst	191
7.101.2.10 lowg_time_th	191
7.101.2.11 ped_amp_th	191
7.101.2.12 ped_hi_en_th	191
7.101.2.13 ped_low_en_amp_th	191
7.101.2.14 ped_sb_timer_th	191
7.101.2.15 ped_sensitivity_mode	191
7.101.2.16 ped_step_cnt_th	191
7.101.2.17 ped_step_det_th	192
7.101.2.18 power_save_en	192
7.101.2.19 power_save_time	192
7.101.2.20 r2w_gesture_validity_timeout	192
7.101.2.21 r2w_gravity_filter_gain	192
7.101.2.22 r2w_last_gravity_motion_timer	192
7.101.2.23 r2w_last_gravity_timeout	192
7.101.2.24 r2w_motion_prev_gravity_timeout	192
7.101.2.25 r2w_motion_th_angle_cosine	193
7.101.2.26 r2w_motion_th_timer_fast	193
7.101.2.27 r2w_motion_th_timer_slow	193
7.101.2.28 r2w_mounting_matrix	193
7.101.2.29 r2w_sleep_gesture_delay	193
7.101.2.30 r2w_sleep_time_out	193
7.101.2.31 smd_sensitivity	193
7.101.2.32 soft_iron_sensitivity_matrix	193
7.101.2.33 tap_max_peak_tol	194
7.101.2.34 tap_min_jerk	194
7.101.2.35 tap_smudge_reject_th	194
7.101.2.36 tap_tavg	194
7.101.2.37 tap_tmax	194
7.101.2.38 tap_tmin	194
7.101.2.39 tilt_wait_time	194
7.102 inv_imu_edmp_b2s_parameters_t Struct Reference	195

7.102.1 Detailed Description	. 195
7.102.2 Member Data Documentation	. 195
7.102.2.1 b2s_mounting_matrix	. 195
7.103 inv_imu_edmp_int_state_t Struct Reference	. 195
7.103.1 Detailed Description	. 196
7.103.2 Member Data Documentation	. 196
7.103.2.1 INV_B2S	. 196
7.103.2.2 INV_B2S_REV	. 196
7.103.2.3 INV_FF	. 196
7.103.2.4 INV_HIGHG	. 196
7.103.2.5 INV_LOWG	. 196
7.103.2.6 INV_R2W	. 196
7.103.2.7 INV_R2W_SLEEP	. 197
7.103.2.8 INV_SEC_AUTH	. 197
7.103.2.9 INV_SELF_TEST	. 197
7.103.2.10 INV_SMD	. 197
7.103.2.11 INV_STEP_CNT_OVFL	. 197
7.103.2.12 INV_STEP_DET	. 197
7.103.2.13 INV_TAP	. 197
7.103.2.14 INV_TILT_DET	. 198
7.104 inv_imu_edmp_pedometer_data_t Struct Reference	. 198
7.104.1 Detailed Description	. 198
7.104.2 Member Data Documentation	. 198
7.104.2.1 activity_class	. 198
7.104.2.2 step_cadence	. 198
7.104.2.3 step_cnt	. 199
7.105 inv_imu_edmp_tap_data_t Struct Reference	. 199
7.105.1 Detailed Description	. 199
7.105.2 Member Data Documentation	. 199
7.105.2.1 axis	. 199
7.105.2.2 direction	. 199
7.105.2.3 double_tap_timing	. 200
7.105.2.4 num	. 200
7.106 inv_imu_fifo_config_t Struct Reference	. 200
7.106.1 Detailed Description	. 200
7.106.2 Member Data Documentation	. 200
7.106.2.1 accel_en	. 201
7.106.2.2 fifo_depth	. 201
7.106.2.3 fifo_mode	. 201
7.106.2.4 fifo_wm_th	. 201
7.106.2.5 gyro_en	. 201
7.106.2.6 hires_en	. 201

7.107 inv_imu_fifo_data_t Union Reference	02
7.107.1 Detailed Description	02
7.107.2 Member Data Documentation	:03
7.107.2.1 accel_data [1/2]	:03
7.107.2.2 accel_data [2/2]	:03
7.107.2.3	:03
7.107.2.4	03
7.107.2.5	:03
7.107.2.6 gyro_data [1/2]	:03
7.107.2.7 gyro_data [2/2]	:03
7.107.2.8 header	04
7.107.2.9 sensor_data	04
7.107.2.10 temp_data [1/2]	04
7.107.2.11 temp_data [2/2]	04
7.107.2.12 timestamp	04
7.108 inv_imu_int_pin_config_t Struct Reference	04
7.108.1 Detailed Description	:05
7.108.2 Member Data Documentation	:05
7.108.2.1 int_drive	05
7.108.2.2 int_mode	05
7.108.2.3 int_polarity	05
7.109 inv_imu_int_state_t Struct Reference	
7.109.1 Detailed Description	:06
7.109.2 Member Data Documentation	:06
7.109.2.1 INV_AGC_RDY	:06
7.109.2.2 INV_EDMP_EVENT	:06
7.109.2.3 INV_FIFO_FULL	:06
7.109.2.4 INV_FIFO_THS	
7.109.2.5 INV_I2CM_DONE	:06
7.109.2.6 INV_I3C_PROT_ERR	:06
7.109.2.7 INV_OIS1	
7.109.2.8 INV_OIS1_AGC_RDY	:07
7.109.2.9 INV_PLL_RDY	
7.109.2.10 INV_RESET_DONE	
7.109.2.11 INV_UI_DRDY	
7.109.2.12 INV_UI_FSYNC	
7.109.2.13 INV_WOM_X	
7.109.2.14 INV_WOM_Y	
7.109.2.15 INV_WOM_Z	
7.110 inv_imu_selftest_output_t Struct Reference	
7.110.1 Detailed Description	
7.110.2 Member Data Documentation	80

7.110.2.1 accel status	200
7.110.2.2 ax_status	
7.110.2.3 ay_status	
7.110.2.4 az_status	
7.110.2.5 gx_status	
7.110.2.6 gy_status	
7.110.2.7 gyro_status	
7.110.2.8 gz_status	. 210
7.111 inv_imu_selftest_parameters_t Struct Reference	. 210
7.111.1 Detailed Description	. 210
7.111.2 Member Data Documentation	. 210
7.111.2.1 accel_en	. 210
7.111.2.2 accel_limit	. 211
7.111.2.3 avg_time	. 211
7.111.2.4 gyro_en	. 211
7.111.2.5 gyro_limit	. 211
7.111.2.6 patch_settings	. 211
7.112 inv_imu_sensor_data_t Struct Reference	. 211
7.112.1 Detailed Description	. 212
7.112.2 Member Data Documentation	. 212
7.112.2.1 accel_data	. 212
7.112.2.2 gyro_data	
7.112.2.3 temp_data	
7.113 inv_imu_sensor_event_t Struct Reference	
7.113.1 Detailed Description	
7.113.2 Member Data Documentation	
7.113.2.1 accel	
7.113.2.2 accel high res	
7.113.2.3 es0	
7.113.2.4 es1	
7.113.2.5 gyro	
7.113.2.6 gyro_high_res	
7.113.2.7 sensor_mask	
7.113.2.8 temperature	
. – ,	
7.114 inv_imu_transport_t Struct Reference	
7.114.1 Detailed Description	
7.114.2 Member Data Documentation	
7.114.2.1 read_reg	
7.114.2.2 serif_type	
7.114.2.3 sleep_us	
7.114.2.4 write reg	. 216

7.115 ioc_pad_scenario_aux_ovrd_t Struct Reference	6
7.115.1 Member Data Documentation	
7.115.1.1 aux1_enable_ovrd	
7.115.1.2 aux1 enable ovrd val	
7.115.1.3 aux1_mode_ovrd	
7.115.1.4 aux1_mode_ovrd_val	
7.115.1.5 aux2_enable_ovrd	7
7.115.1.6 aux2_enable_ovrd_val	7
7.115.1.7 resv_1	7
7.116 ioc_pad_scenario_ovrd_t Struct Reference	7
7.116.1 Member Data Documentation	7
7.116.1.1 pads_int2_cfg_ovrd	8
7.116.1.2 pads_int2_cfg_ovrd_val	8
7.116.1.3 resv_1	8
7.117 ioc_pad_scenario_t Struct Reference	8
7.117.1 Member Data Documentation	8
7.117.1.1 aux1_enable	8
7.117.1.2 aux1_mode	9
7.117.1.3 aux2_enable	9
7.117.1.4 pads_int2_cfg	9
7.117.1.5 resv_1	9
7.118 ipreg_bar_reg_57_t Struct Reference	9
7.118.1 Member Data Documentation	9
7.118.1.1 io_opt0	0
7.118.1.2 io_opt1	0
7.118.1.3 resv_1	0
7.118.1.4 resv_2	0
7.119 ipreg_bar_reg_58_t Struct Reference	0
7.119.1 Member Data Documentation	0
7.119.1.1 io_opt2	1
7.119.1.2 pads_ap_cs_pe_trim_d2a	1
7.119.1.3 pads_ap_cs_pud_trim_d2a	1
7.119.1.4 pads_ap_sclk_pe_trim_d2a	1
7.119.1.5 pads_ap_sclk_pud_trim_d2a	1
7.119.1.6 resv_1	1
7.119.1.7 resv_2	1
7.120 ipreg_bar_reg_59_t Struct Reference	2
7.120.1 Member Data Documentation	2
7.120.1.1 pads_ap_sdi_pe_trim_d2a	
7.120.1.2 pads_ap_sdi_pud_trim_d2a	2
7.120.1.3 pads_ap_sdo_pe_trim_d2a 22	2
7.120.1.4 pads_ap_sdo_pud_trim_d2a	2

7.120.1.5 pads_pin7_pe_trim_d2a	223
7.120.1.6 resv_1	223
7.120.1.7 resv_2	223
7.120.1.8 resv_3	223
7.121 ipreg_bar_reg_60_t Struct Reference	223
7.121.1 Member Data Documentation	223
7.121.1.1 pads_aux1_cs_pe_trim_d2a	224
7.121.1.2 pads_aux1_cs_pud_trim_d2a	224
7.121.1.3 pads_aux1_sclk_pe_trim_d2a	224
7.121.1.4 pads_aux1_sclk_pud_trim_d2a	224
7.121.1.5 pads_aux_sclk_tp2_from_pad_disable_trim_d2a	224
7.121.1.6 pads_pin7_cs_pud_trim_d2a	224
7.121.1.7 resv_1	224
7.121.1.8 resv_2	225
7.122 ipreg_bar_reg_61_t Struct Reference	225
7.122.1 Member Data Documentation	225
7.122.1.1 pads_aux1_sdi_pe_trim_d2a	225
7.122.1.2 pads_aux1_sdi_pud_trim_d2a	225
7.122.1.3 pads_aux1_sdo_pe_trim_d2a	225
7.122.1.4 pads_aux1_sdo_pud_trim_d2a	226
7.122.1.5 pads_int1_pe_trim_d2a	226
7.122.1.6 pads_int1_pud_trim_d2a	226
7.122.1.7 resv_1	226
7.122.1.8 resv_2	226
7.123 ipreg_bar_reg_62_t Struct Reference	226
7.123.1 Member Data Documentation	227
7.123.1.1 pads_int2_pe_trim_d2a	227
7.123.1.2 pads_int2_pud_trim_d2a	227
7.123.1.3 resv_1	227
7.123.1.4 resv_2	227
7.124 ipreg_misc_t Struct Reference	227
7.124.1 Member Data Documentation	227
7.124.1.1 edmp_idle	228
7.124.1.2 resv_1	228
7.124.1.3 resv_2	228
7.125 ipreg_sys1_reg_166_t Struct Reference	228
7.125.1 Member Data Documentation	228
7.125.1.1 gyro_afsr_mode	228
7.125.1.2 gyro_src_ctrl	229
7.125.1.3 resv_1	229
7.125.1.4 resv_2	229
7 126 inreg sys1 reg 168 t Struct Reference	220

7.126.1 Member Data Documentation
7.126.1.1 gyro_afsr_shared
7.126.1.2 gyro_ois_m6_byp
7.126.1.3 resv_1
7.127 ipreg_sys1_reg_170_t Struct Reference
7.127.1 Member Data Documentation
7.127.1.1 gyro_lp_avg_sel
7.127.1.2 gyro_ois_hpfbw_sel
7.127.1.3 resv_1
7.128 ipreg_sys1_reg_171_t Struct Reference
7.128.1 Member Data Documentation
7.128.1.1 gyro_ois_lpf1bw_sel
7.128.1.2 gyro_ois_lpf2bw_sel
7.128.1.3 resv_1
7.129 ipreg_sys1_reg_172_t Struct Reference
7.129.1 Member Data Documentation
7.129.1.1 gyro_ois_hpf1_byp
7.129.1.2 gyro_ui_lpfbw_sel
7.129.1.3 resv_1
7.130 ipreg_sys1_reg_173_t Struct Reference
7.130.1 Member Data Documentation
7.130.1.1 gyro_ois_hpf2_byp
7.130.1.2 resv_1
7.131 ipreg_sys2_reg_123_t Struct Reference
7.131.1 Member Data Documentation
7.131.1.1 accel_src_ctrl
7.131.1.2 resv_1
7.132 ipreg_sys2_reg_129_t Struct Reference
7.132.1 Member Data Documentation
7.132.1.1 accel_lp_avg_sel
7.132.1.2 accel_ois_hpfbw_sel
7.132.1.3 resv_1
7.133 ipreg_sys2_reg_130_t Struct Reference
7.133.1 Member Data Documentation
7.133.1.1 accel_ois_lpf1bw_sel
7.133.1.2 accel_ois_lpf2bw_sel
7.133.1.3 resv_1
7.134 ipreg_sys2_reg_131_t Struct Reference
7.134.1 Member Data Documentation
7.134.1.1 accel_ui_lpfbw_sel
7.134.1.2 resv_1
7.135 joreg sys2 reg 132 t Struct Reference 235

7.135.1 Member Data Documentation
7.135.1.1 accel_ois_hpf1_byp
7.135.1.2 accel_ois_hpf2_byp
7.135.1.3 accel_ois_m6_byp
7.135.1.4 resv_1
7.136 ireg_addr_15_8_t Struct Reference
7.136.1 Member Data Documentation
7.136.1.1 ireg_addr_15_8
7.137 ireg_addr_7_0_t Struct Reference
7.137.1 Member Data Documentation
7.137.1.1 ireg_addr_7_0
7.138 ireg_data_t Struct Reference
7.138.1 Member Data Documentation
7.138.1.1 ireg_data
7.139 isr_0_7_t Struct Reference
7.139.1 Member Data Documentation
7.139.1.1 int_status_accel_drdy_pin_0
7.139.1.2 int_status_ext_odr_drdy_pin_0
7.139.1.3 int_status_on_demand_pin_0
7.139.1.4 resv_1
7.139.1.5 resv_2
7.139.1.6 resv_3
7.140 isr_16_23_t Struct Reference
7.140.1 Member Data Documentation
7.140.1.1 int_status_accel_drdy_pin_2
7.140.1.2 int_status_ext_odr_drdy_pin_2
7.140.1.3 int_status_on_demand_pin_2
7.140.1.4 resv_1
7.140.1.5 resv_2
7.140.1.6 resv_3
7.141 isr_8_15_t Struct Reference
7.141.1 Member Data Documentation
7.141.1.1 int_status_accel_drdy_pin_1
7.141.1.2 int_status_ext_odr_drdy_pin_1
7.141.1.3 int_status_on_demand_pin_1
7.141.1.4 resv_1
7.141.1.5 resv_2
7.141.1.6 resv_3
7.142 odr_decimate_config_t Struct Reference
7.142.1 Member Data Documentation
7.142.1.1 accel_fifo_odr_dec
7.142.1.2 gyro_fifo_odr_dec

7.143 pwr_mgmt0_t Struct Reference
7.143.1 Member Data Documentation
7.143.1.1 accel_mode
7.143.1.2 gyro_mode
7.143.1.3 resv_1
7.144 pwr_mgmt_aux1_t Struct Reference
7.144.1 Member Data Documentation
7.144.1.1 accel_aux1_en
7.144.1.2 gyro_aux1_en
7.144.1.3 resv_1
7.145 pwr_mgmt_aux2_t Struct Reference
7.145.1 Member Data Documentation
7.145.1.1 accel_aux2_en
7.145.1.2 gyro_aux2_en
7.145.1.3 resv_1
7.146 reg_host_msg_t Struct Reference
7.146.1 Member Data Documentation
7.146.1.1 edmp_on_demand_en
7.146.1.2 resv_1
7.146.1.3 resv_2
7.146.1.4 testopenable
7.147 reg_misc1_t Struct Reference
7.147.1 Member Data Documentation
7.147.1.1 osc_id_ovrd
7.147.1.2 resv_1
7.148 reg_misc2_t Struct Reference
7.148.1 Member Data Documentation
7.148.1.1 ireg_done
7.148.1.2 resv_1
7.148.1.3 soft_rst
7.149 rtc_config_t Struct Reference
7.149.1 Member Data Documentation
7.149.1.1 resv_1
7.149.1.2 resv_2
7.149.1.3 rtc_align
7.149.1.4 rtc_mode
7.150 selftest_t Struct Reference
7.150.1 Member Data Documentation
7.150.1.1 en_ax_st
7.150.1.2 en_ay_st
7.150.1.3 en_az_st
7.150.1.4 en_gx_st

7.150.1.5 en_gy_st	49
7.150.1.6 en_gz_st	49
7.150.1.7 resv_1	49
7.151 sifs_i3c_stc_cfg_t Struct Reference	49
7.151.1 Member Data Documentation	50
7.151.1.1 i3c_stc_mode	50
7.151.1.2 resv_1	50
7.151.1.3 resv_2	50
7.152 sifs_ixc_error_status_t Struct Reference	50
7.152.1 Member Data Documentation	50
7.152.1.1 aux1_sifs_ixc_timeout_err	51
7.152.1.2 resv_1	51
7.152.1.3 sifs_ixc_timeout_err	51
7.153 smc_control_0_t Struct Reference	51
7.153.1 Member Data Documentation	51
7.153.1.1 accel_lp_clk_sel	51
7.153.1.2 resv_1	52
7.153.1.3 temp_dis	52
7.153.1.4 tmst_en	52
7.153.1.5 tmst_force_aux_fine_en	52
7.153.1.6 tmst_fsync_en	52
7.154 smc_control_1_t Struct Reference	52
7.154.1 Member Data Documentation	52
7.154.1.1 resv_1	53
7.154.1.2 resv_2	53
7.154.1.3 sreg_aux_accel_only_en	53
7.155 sreg_ctrl_t Struct Reference	53
7.155.1 Member Data Documentation	53
7.155.1.1 resv_1	53
7.155.1.2 resv_2	53
7.155.1.3 sreg_data_endian_sel	54
7.156 status_mask_pin_0_7_t Struct Reference	54
7.156.1 Member Data Documentation	54
7.156.1.1 int_accel_drdy_pin_0_dis	54
7.156.1.2 int_ext_odr_drdy_pin_0_dis	54
7.156.1.3 int_on_demand_pin_0_dis	54
7.156.1.4 resv_1	55
7.156.1.5 resv_2	55
7.156.1.6 resv_3	55
7.157 status_mask_pin_16_23_t Struct Reference	55
7.157.1 Member Data Documentation	55
7.157.1.1 intraccel drdy pin 2 dis	55

7.157.1.2 int_ext_odr_drdy_pin_2_dis	256
7.157.1.3 int_on_demand_pin_2_dis	256
7.157.1.4 resv_1	256
7.157.1.5 resv_2	256
7.157.1.6 resv_3	256
7.158 status_mask_pin_8_15_t Struct Reference	256
7.158.1 Member Data Documentation	257
7.158.1.1 int_accel_drdy_pin_1_dis	257
7.158.1.2 int_ext_odr_drdy_pin_1_dis	257
7.158.1.3 int_on_demand_pin_1_dis	257
7.158.1.4 resv_1	257
7.158.1.5 resv_2	257
7.158.1.6 resv_3	257
7.159 stc_config_t Struct Reference	257
7.159.1 Member Data Documentation	258
7.159.1.1 resv_1	258
7.159.1.2 resv_2	258
7.159.1.3 stc_sensor_sel	258
7.160 sw_pll1_trim_t Struct Reference	258
7.160.1 Member Data Documentation	258
7.160.1.1 sw_pll1_trim	259
7.161 tmst_wom_config_t Struct Reference	259
7.161.1 Member Data Documentation	259
7.161.1.1 resv_1	259
7.161.1.2 tmst_delta_en	259
7.161.1.3 tmst_resol	259
7.161.1.4 wom_en	260
7.161.1.5 wom_int_dur	260
7.161.1.6 wom_int_mode	260
7.161.1.7 wom_mode	260
7.162 who_am_i_t Struct Reference	260
7.162.1 Member Data Documentation	260
7.162.1.1 who_am_i	260
8 File Documentation	261
	261
	267
	270
	272
	275
	276
	283

8.6.2 Macro Definition Documentation	 283
8.6.2.1 ACCEL_CONFIG0	 283
8.6.2.2 ACCEL_DATA_X0_AUX1	 283
8.6.2.3 ACCEL_DATA_X0_AUX2	 283
8.6.2.4 ACCEL_DATA_X0_UI	 283
8.6.2.5 ACCEL_DATA_X1_AUX1	 283
8.6.2.6 ACCEL_DATA_X1_AUX2	 283
8.6.2.7 ACCEL_DATA_X1_UI	 284
8.6.2.8 ACCEL_DATA_Y0_AUX1	 284
8.6.2.9 ACCEL_DATA_Y0_AUX2	 284
8.6.2.10 ACCEL_DATA_Y0_UI	
8.6.2.11 ACCEL_DATA_Y1_AUX1	 284
8.6.2.12 ACCEL_DATA_Y1_AUX2	 284
8.6.2.13 ACCEL_DATA_Y1_UI	 284
8.6.2.14 ACCEL_DATA_Z0_AUX1	 284
8.6.2.15 ACCEL_DATA_Z0_AUX2	 285
8.6.2.16 ACCEL_DATA_Z0_UI	 285
8.6.2.17 ACCEL_DATA_Z1_AUX1	 285
8.6.2.18 ACCEL_DATA_Z1_AUX2	 285
8.6.2.19 ACCEL_DATA_Z1_UI	 285
8.6.2.20 ACCEL_WOM_X_THR	 285
8.6.2.21 ACCEL_WOM_Y_THR	 285
8.6.2.22 ACCEL_WOM_Z_THR	 285
8.6.2.23 APEX_BUFFER_MGMT	 286
8.6.2.24 DMP_EXT_SEN_ODR_CFG	 286
8.6.2.25 DRIVE_CONFIG0	 286
8.6.2.26 DRIVE_CONFIG1	 286
8.6.2.27 DRIVE_CONFIG2	 286
8.6.2.28 EDMP_APEX_EN0	 286
8.6.2.29 EDMP_APEX_EN1	 286
8.6.2.30 EDMP_PRGRM_IRQ0_0	 286
8.6.2.31 EDMP_PRGRM_IRQ0_1	 287
8.6.2.32 EDMP_PRGRM_IRQ1_0	 287
8.6.2.33 EDMP_PRGRM_IRQ1_1	 287
8.6.2.34 EDMP_PRGRM_IRQ2_0	 287
8.6.2.35 EDMP_PRGRM_IRQ2_1	 287
8.6.2.36 EDMP_SP_START_ADDR	 287
8.6.2.37 FIFO_CONFIG0	 287
8.6.2.38 FIFO_CONFIG1_0	 287
8.6.2.39 FIFO_CONFIG1_1	 288
8.6.2.40 FIFO_CONFIG2	 288
8.6.2.41 FIFO_CONFIG3	 288

8.6.2.42 FIFO_CONFIG4
8.6.2.43 FIFO_COUNT_0
8.6.2.44 FIFO_COUNT_1
8.6.2.45 FIFO_DATA
8.6.2.46 FIFO_SRAM_SLEEP
8.6.2.47 FS_SEL_AUX1
8.6.2.48 FS_SEL_AUX2
8.6.2.49 FSYNC_CONFIG0
8.6.2.50 FSYNC_CONFIG1
8.6.2.51 GYRO_CONFIG0
8.6.2.52 GYRO_DATA_X0_AUX1
8.6.2.53 GYRO_DATA_X0_AUX2
8.6.2.54 GYRO_DATA_X0_UI
8.6.2.55 GYRO_DATA_X1_AUX1
8.6.2.56 GYRO_DATA_X1_AUX2
8.6.2.57 GYRO_DATA_X1_UI
8.6.2.58 GYRO_DATA_Y0_AUX1
8.6.2.59 GYRO_DATA_Y0_AUX2
8.6.2.60 GYRO_DATA_Y0_UI
8.6.2.61 GYRO_DATA_Y1_AUX1
8.6.2.62 GYRO_DATA_Y1_AUX2
8.6.2.63 GYRO_DATA_Y1_UI
8.6.2.64 GYRO_DATA_Z0_AUX1
8.6.2.65 GYRO_DATA_Z0_AUX2
8.6.2.66 GYRO_DATA_Z0_UI
8.6.2.67 GYRO_DATA_Z1_AUX1
8.6.2.68 GYRO_DATA_Z1_AUX2
8.6.2.69 GYRO_DATA_Z1_UI
8.6.2.70 I2CM_COMMAND_0
8.6.2.71 I2CM_COMMAND_1
8.6.2.72 I2CM_COMMAND_2
8.6.2.73 I2CM_COMMAND_3
8.6.2.74 I2CM_CONTROL
8.6.2.75 I2CM_DEV_PROFILE0
8.6.2.76 I2CM_DEV_PROFILE1
8.6.2.77 I2CM_DEV_PROFILE2
8.6.2.78 I2CM_DEV_PROFILE3
8.6.2.79 I2CM_EXT_DEV_STATUS
8.6.2.80 I2CM_RD_DATA0
8.6.2.81 I2CM_RD_DATA1
8.6.2.82 I2CM_RD_DATA10
8.6.2.83 I2CM BD DATA11

8.6.2.84 I2CM_RD_DATA12
8.6.2.85 I2CM_RD_DATA13
8.6.2.86 I2CM_RD_DATA14
8.6.2.87 I2CM_RD_DATA15
8.6.2.88 I2CM_RD_DATA16
8.6.2.89 I2CM_RD_DATA17
8.6.2.90 I2CM_RD_DATA18
8.6.2.91 I2CM_RD_DATA19
8.6.2.92 I2CM_RD_DATA2
8.6.2.93 I2CM_RD_DATA20
8.6.2.94 I2CM_RD_DATA3
8.6.2.95 I2CM_RD_DATA4
8.6.2.96 I2CM_RD_DATA5
8.6.2.97 I2CM_RD_DATA6
8.6.2.98 I2CM_RD_DATA7
8.6.2.99 I2CM_RD_DATA8
8.6.2.100 I2CM_RD_DATA9
8.6.2.101 I2CM_STATUS
8.6.2.102 I2CM_WR_DATA0
8.6.2.103 I2CM_WR_DATA1
8.6.2.104 I2CM_WR_DATA2
8.6.2.105 I2CM_WR_DATA3
8.6.2.106 I2CM_WR_DATA4
8.6.2.107 I2CM_WR_DATA5
8.6.2.108 INT1_CONFIG0
8.6.2.109 INT1_CONFIG1
8.6.2.110 INT1_CONFIG2
8.6.2.111 INT1_STATUS0
8.6.2.112 INT1_STATUS1
8.6.2.113 INT2_CONFIG0
8.6.2.114 INT2_CONFIG1
8.6.2.115 INT2_CONFIG2
8.6.2.116 INT2_STATUS0
8.6.2.117 INT2_STATUS1
8.6.2.118 INT_APEX_CONFIG0
8.6.2.119 INT_APEX_CONFIG1
8.6.2.120 INT_APEX_STATUS0
8.6.2.121 INT_APEX_STATUS1
8.6.2.122 INT_AUX2_CONFIG
8.6.2.123 INT_AUX2_STATUS
8.6.2.124 INT_I2CM_SOURCE
8.6.2.125 INT_PULSE_MIN_OFF_INTF0

8.6.2.126 INT_PULSE_MIN_OFF_INTF1
8.6.2.127 INT_PULSE_MIN_ON_INTF0
8.6.2.128 INT_PULSE_MIN_ON_INTF1
8.6.2.129 INTF_AUX_CONFIG
8.6.2.130 INTF_CONFIG0
8.6.2.131 INTF_CONFIG1_OVRD
8.6.2.132 INTF_CONFIG_OVRD_AUX1
8.6.2.133 INTF_CONFIG_OVRD_AUX2
8.6.2.134 IOC_PAD_SCENARIO
8.6.2.135 IOC_PAD_SCENARIO_AUX_OVRD
8.6.2.136 IOC_PAD_SCENARIO_OVRD
8.6.2.137 IPREG_BAR_REG_57
8.6.2.138 IPREG_BAR_REG_58
8.6.2.139 IPREG_BAR_REG_59
8.6.2.140 IPREG_BAR_REG_60
8.6.2.141 IPREG_BAR_REG_61
8.6.2.142 IPREG_BAR_REG_62
8.6.2.143 IPREG_MISC
8.6.2.144 IPREG_SYS1_REG_166
8.6.2.145 IPREG_SYS1_REG_168
8.6.2.146 IPREG_SYS1_REG_170
8.6.2.147 IPREG_SYS1_REG_171
8.6.2.148 IPREG_SYS1_REG_172
8.6.2.149 IPREG_SYS1_REG_173
8.6.2.150 IPREG_SYS1_REG_42
8.6.2.151 IPREG_SYS1_REG_43
8.6.2.152 IPREG_SYS1_REG_56
8.6.2.153 IPREG_SYS1_REG_57
8.6.2.154 IPREG_SYS1_REG_70
8.6.2.155 IPREG_SYS1_REG_71
8.6.2.156 IPREG_SYS2_REG_123
8.6.2.157 IPREG_SYS2_REG_129
8.6.2.158 IPREG_SYS2_REG_130
8.6.2.159 IPREG_SYS2_REG_131
8.6.2.160 IPREG_SYS2_REG_132
8.6.2.161 IPREG_SYS2_REG_24
8.6.2.162 IPREG_SYS2_REG_25
8.6.2.163 IPREG_SYS2_REG_32
8.6.2.164 IPREG_SYS2_REG_33
8.6.2.165 IPREG_SYS2_REG_40
8.6.2.166 IPREG_SYS2_REG_41
8.6.2.167 IRFG ADDR 15.8

8.6.2.168 IREG_ADDR_7_0	4
8.6.2.169 IREG_DATA	4
8.6.2.170 ISR_0_7	4
8.6.2.171 ISR_16_23	4
8.6.2.172 ISR_8_15	4
8.6.2.173 ODR_DECIMATE_CONFIG	4
8.6.2.174 PWR_MGMT0	4
8.6.2.175 PWR_MGMT_AUX1	5
8.6.2.176 PWR_MGMT_AUX2	5
8.6.2.177 REG_HOST_MSG	5
8.6.2.178 REG_MISC1	5
8.6.2.179 REG_MISC2	5
8.6.2.180 RTC_CONFIG	5
8.6.2.181 SELFTEST	5
8.6.2.182 SIFS_I3C_STC_CFG	5
8.6.2.183 SIFS_IXC_ERROR_STATUS	6
8.6.2.184 SMC_CONTROL_0	6
8.6.2.185 SMC_CONTROL_1	6
8.6.2.186 SREG_CTRL	6
8.6.2.187 STATUS_MASK_PIN_0_7	6
8.6.2.188 STATUS_MASK_PIN_16_23	6
8.6.2.189 STATUS_MASK_PIN_8_15	6
8.6.2.190 STC_CONFIG	6
8.6.2.191 SW_PLL1_TRIM	
8.6.2.192 TEMP_DATA0_AUX1	7
8.6.2.193 TEMP_DATA0_AUX2	7
8.6.2.194 TEMP_DATA0_UI	7
8.6.2.195 TEMP_DATA1_AUX1	7
8.6.2.196 TEMP_DATA1_AUX2	7
8.6.2.197 TEMP_DATA1_UI	7
8.6.2.198 TMST_FSYNCH	7
8.6.2.199 TMST_FSYNCH_AUX1	8
8.6.2.200 TMST_FSYNCH_AUX2	8
8.6.2.201 TMST_FSYNCL	8
8.6.2.202 TMST_FSYNCL_AUX1	8
8.6.2.203 TMST_FSYNCL_AUX2	8
8.6.2.204 TMST_WOM_CONFIG	8
8.6.2.205 WHO_AM_I	
8.7 inv_imu_selftest.h File Reference	9
8.8 inv_imu_transport.h File Reference	0
8.9 mainpage.dox File Reference	1

Index 313

### **Chapter 1**

### **Overview**

#### 1.1 Introduction

This documentation aims at guiding user into using the eMD driver. The driver is divided into several modules, each having a specific purpose:

- Transport: Abstraction layer to communicate with device.
- · Basic Driver: Basic API to drive the device.
- Driver Advanced: High-level API for advanced functionalities.
- EDMP: API to drive eDMP features.
- EDMP Wearable: API to drive eDMP Wearable features such as B2S.
- SELFTEST: API to execute self-test procedure.

2 Overview

## Chapter 2

# **Deprecated List**

Member inv\_imu\_serif\_type\_t

 $\textbf{Kept for retrocompatibility. Replaced with \verb|uint32_t type in inv_imu_transport_t struct.}\\$ 

Deprecated List

# **Chapter 3**

# **Module Index**

### 3.1 Modules

Here is a list of all modules:

Defs													 										13
Basic Driver .													 										41
Driver Advance	d.												 										54
EDMP													 										67
EDMP Wearabl	е.												 										83
Self-test													 										86
Transport													 										88

6 Module Index

## **Chapter 4**

## **Class Index**

### 4.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

accel_config0_t
accel_wom_x_thr_t
accel_wom_y_thr_t 9
accel_wom_z_thr_t 9
apex_buffer_mgmt_t 9
dmp_ext_sen_odr_cfg_t
$\label{eq:drive_config0_t} \mbox{drive\_config0\_t}  \dots  \dots  \dots  \dots  \dots  \dots  \dots  \dots  \dots  $
drive_config1_t
drive_config2_t
edmp_apex_en0_t
edmp_apex_en1_t
edmp_apex_enx_t
Registers to enable APEX features
edmp_sp_start_addr_t
fifo_comp_decode_t
Describe the content of the FIFO Compression Decoding Tag
fifo_comp_header_t
Describe the content of the FIFO header for compressed packets
fifo_config0_t
fifo_config2_t
fifo_config3_t
fifo_config4_t
fifo_configx_t
Required registers to configure FIFO
fifo_data_t
fifo_header2_t
Describe the content of the second FIFO header
fifo_header_t
Describe the content of the FIFO header
fifo_sram_sleep_t
fs_sel_aux1_t
fs_sel_aux2_t
fsync_config0_t
fsync_config1_t
gyro_config0_t

8 Class Index

$i2cm\_command\_0\_t$	23
$i2cm\_command\_1\_t$	24
i2cm_command_2_t	25
$i2cm\_command\_3\_t$	26
$i2cm\_control\_t$	27
$i2cm\_dev\_profile0\_t \qquad \dots \qquad \qquad 12cm\_dev\_profile0\_t \qquad \dots \qquad \qquad 12cm\_dev\_profile0\_t \qquad \dots \qquad \qquad 12cm\_dev\_profile0\_t \qquad \dots \qquad $	28
$i2cm\_dev\_profile1\_t \qquad \dots \qquad \qquad 12cm\_dev\_profile1\_t \qquad \dots \qquad \qquad \qquad \qquad 12cm\_dev\_profile1\_t \qquad \dots \qquad $	29
$i2cm\_dev\_profile2\_t$	29
$i2cm\_dev\_profile3\_t$	30
i2cm_ext_dev_status_t	31
i2cm_rd_data0_t	31
$i2cm\_rd\_data10\_t$	32
i2cm_rd_data11_t	32
i2cm_rd_data12_t	33
i2cm_rd_data13_t	33
i2cm_rd_data14_t	34
i2cm_rd_data15_t	34
i2cm_rd_data16_t	35
i2cm rd data17 t	35
i2cm rd data18 t	36
i2cm_rd_data19_t	36
	37
	37
	38
	38
	39
	39
	40
	40
	41
	41
	42
	43
	44
	44
	45
	45
	46
	46
	48
	49
	50
	52
	53
_ 0 _	55
	56
	57
	59
	60
_1 _ 0 _	62
int_apex_configx_t	-
	63
	64
	66
int_apex_statusx_t	50
-·	67
•	68
	69
<u>πι_αυλε_σιαιυσ_ι</u>	UJ

4.1 Class List

int_i2cm_source_t
int_pulse_min_off_intf0_t
int_pulse_min_off_intf1_t
int_pulse_min_on_intf0_t
int_pulse_min_on_intf1_t
intf_aux_config_t
intf_config0_t
intf_config1_ovrd_t
intf_config_ovrd_aux1_t
intf_config_ovrd_aux2_t
intx_configx_t
Required registers to configure interrupts
intx_statusx_t
Registers to retrieve interrupts status
inv_imu_adv_fifo_config_t  FIFO configuration structure
<del>-</del>
inv_imu_adv_var_t  Definition of extended variables
inv_imu_device_t  Basic driver configuration structure
inv_imu_edmp_apex_parameters_t
IMU APEX inputs parameters definition
inv_imu_edmp_b2s_parameters_t
IMU B2S parameters definition
inv_imu_edmp_int_state_t
APEX interrupts definition
inv_imu_edmp_pedometer_data_t
Pedometer outputs
inv_imu_edmp_tap_data_t
Tap outputs
inv_imu_fifo_config_t
Basic FIFO configuration
inv_imu_fifo_data_t
One frame of FIFO header+data
inv_imu_int_pin_config_t
Interrupts pin configuration
inv_imu_int_state_t
Interrupts definition
inv_imu_selftest_output_t
Self-test outputs
inv_imu_selftest_parameters_t
Self-Test parameters
inv_imu_sensor_data_t
Sensor data from registers
inv_imu_sensor_event_t
Sensor event structure definition
inv_imu_transport_t
Structure dedicated to transport layer transport interface
ioc_pad_scenario_aux_ovrd_t
ioc_pad_scenario_t
ipreg_bar_reg_57_t
ipreg_bar_reg_58_t
ipreg_bar_reg_59_t
ipreg_bar_reg_60_t
ipreg_bar_reg_61_t
ipreg_bar_reg_62_t
ipreg misc t

10 Class Index

ipreg_sys1_reg_166_t	. 228
ipreg_sys1_reg_168_t	. 229
ipreg_sys1_reg_170_t	. 230
ipreg_sys1_reg_171_t	. 231
ipreg_sys1_reg_172_t	
ipreg_sys1_reg_173_t	
ipreg_sys2_reg_123_t	
ipreg_sys2_reg_129_t	
ipreg_sys2_reg_130_t	
ipreg_sys2_reg_131_t	
ipreg_sys2_reg_132_t	
ireg_addr_15_8_t	
ireg_addr_7_0_t	
ireg_data_t	
isr_0_7_t	
isr_16_23_t	
isr_8_15_t	
odr_decimate_config_t	
pwr_mgmt0_t	
pwr_mgmt_aux1_t	
pwr_mgmt_aux2_t	
reg_host_msg_t	
reg_misc1_t	
reg_misc2_t	
rtc_config_t	
selftest_t	
sifs_i3c_stc_cfg_t	
sifs_ixc_error_status_t	
$smc\_control\_0\_t  \dots $	
smc_control_1_t	
sreg_ctrl_t	
status_mask_pin_0_7_t	
status_mask_pin_16_23_t	
status_mask_pin_8_15_t	
stc_config_t	
sw_pll1_trim_t	
tmst_wom_config_t	
who am i t	. 260

# **Chapter 5**

## File Index

### 5.1 File List

Here is a list of all files with brief descriptions:

<u>/_imu_defs.h                              </u>	61
<u>r_imu_driver.h                                    </u>	67
_imu_driver_advanced.h	70
<u>/_imu_edmp.h     .  .                           </u>	72
/_imu_edmp_wearable.h	75
v_imu_regmap_le.h	
File exposing the device register map	76
/_imu_selftest.h	09
/_imu_transport.h	10

12 File Index

### **Chapter 6**

### **Module Documentation**

#### 6.1 Defs

Registers and driver-related definitions and descriptions.

#### **Files**

· file inv imu defs.h

#### **Classes**

```
• struct inv_imu_sensor_data_t
```

Sensor data from registers.

· union fifo\_header\_t

Describe the content of the FIFO header.

· union fifo\_comp\_header\_t

Describe the content of the FIFO header for compressed packets.

• union fifo\_header2\_t

Describe the content of the second FIFO header.

• union fifo\_comp\_decode\_t

Describe the content of the FIFO Compression Decoding Tag.

struct fifo\_configx\_t

Required registers to configure FIFO.

struct intx\_configx\_t

Required registers to configure interrupts.

struct intx\_statusx\_t

Registers to retrieve interrupts status.

• struct inv\_imu\_int\_pin\_config\_t

Interrupts pin configuration.

#### **Macros**

#define INV\_IMU\_OK 0

Success.

• #define INV\_IMU\_ERROR -1

Unspecified error.

• #define INV\_IMU\_ERROR\_TRANSPORT -3

Error occurred at transport level.

• #define INV IMU ERROR TIMEOUT -4

Action did not complete in the expected time window.

• #define INV IMU ERROR BAD ARG -11

Invalid argument provided.

#define INV\_IMU\_ERROR\_EDMP\_ODR -126

EDMP ODR decimator reconfiguration is needed.

• #define INV IMU ERROR EDMP BUF EMPTY -127

EDMP buffer is empty.

- #define INV IMU DISABLE (0U)
- #define INV\_IMU\_ENABLE (1U)
- #define ACC STARTUP TIME US 10000
- #define GYR STARTUP TIME US 70000
- #define ACCEL DATA SIZE 6
- #define GYRO DATA SIZE 6
- #define TEMP\_DATA\_SIZE 2
- #define FIFO\_HEADER\_SIZE 1
- #define FIFO TEMP DATA SIZE 1
- #define FIFO TS FSYNC SIZE 2
- #define FIFO\_TEMP\_HIGH\_RES\_SIZE 1
- #define FIFO\_ACCEL\_GYRO\_HIGH\_RES\_SIZE 3
- #define FIFO\_ES0\_6B\_DATA\_SIZE 6
- #define FIFO\_ES0\_9B\_DATA\_SIZE 9
- #define FIFO\_ES1\_DATA\_SIZE 6
- #define INVALID\_VALUE\_FIFO ((int16\_t)0x8000)
- #define INVALID\_VALUE\_FIFO\_1B ((int8\_t)0x80)
- #define OUT\_OF\_BOUND\_TEMP\_NEG\_FIFO\_1B ((int8\_t)0x81)
- #define OUT\_OF\_BOUND\_TEMP\_POS\_FIFO\_1B ((int8\_t)0x7F)
- #define FIFO COMP X2 COMPRESSION 0
- #define FIFO\_COMP\_X3\_COMPRESSION 1
- #define FIFO COMP X4 COMPRESSION 2
- #define FIFO\_COMP\_1\_SAMPLE\_IN\_FRAME 0
- #define FIFO\_COMP\_2\_SAMPLES\_IN\_FRAME 1
- #define FIFO COMP 3 SAMPLES IN FRAME 2
- #define FIFO\_COMP\_4\_SAMPLES\_IN\_FRAME 3
- #define INT5\_TO\_INT8(in) (((in) < 16) ? ((int8\_t)(in)) : ((int8\_t)(in)-32))</li>

Converts an integer from a 5-bits signed to a 8-bits signed.

• #define INT4 TO INT8(in) (((in) < 8) ? ((int8 t)(in)) : ((int8 t)(in)-16))

Converts an integer from a 4-bits signed to a 8-bits signed.

- #define EDMP\_INT\_SRC\_ACCEL\_DRDY\_MASK 0x01
- #define EDMP\_INT\_SRC\_GYRO\_DRDY\_MASK 0x02
- #define EDMP\_INT\_SRC\_EXT\_INT\_DRDY\_MASK 0x04
- #define EDMP INT SRC EXT ODR DRDY MASK 0x08
- #define EDMP\_INT\_SRC\_WOM\_DRDY\_MASK 0x10
- #define EDMP INT SRC ON DEMAND MASK 0x20
- #define TAP\_TMAX\_400HZ 198

- #define TAP\_TMAX\_800HZ 396
- #define TAP\_TMIN\_400HZ 66
- #define TAP TMIN 800HZ 132
- #define TAP SMUDGE REJECT THR 400HZ 34
- #define TAP SMUDGE REJECT THR 800HZ 68
- #define STC\_RESULTS\_ACCEL\_X\_MASK 0x0001
- #define STC\_RESULTS\_ACCEL\_Y\_MASK 0x0002
- #define STC RESULTS ACCEL Z MASK 0x0004
- #define STC RESULTS GYRO X MASK 0x0008
- #define STC RESULTS GYRO Y MASK 0x0010
- #define STC RESULTS GYRO Z MASK 0x0020
- #define STC\_RESULTS\_ST\_STATUS\_MASK 0x00C0
- #define STC\_RESULTS\_ACCEL\_SC\_MASK 0x0300
- #define STC\_RESULTS\_GYRO\_SC\_MASK 0x0C00
- #define SELFTESTCAL INIT EN MASK 0x0001
- #define SELFTESTCAL INIT EN 0x0001
- #define SELFTESTCAL\_INIT\_DIS 0x0000
- #define SELFTEST ACCEL EN MASK 0x0002
- #define SELFTEST\_ACCEL\_EN 0x0002
- #define SELFTEST\_ACCEL\_DIS 0x0000
- #define SELFTEST GYRO EN MASK 0x0004
- #define SELFTEST GYRO EN 0x0004
- #define SELFTEST\_GYRO\_DIS 0x0000
- #define SELFTEST\_AVERAGE\_TIME\_MASK 0x0380
- #define SELFTEST\_ACCEL\_THRESH\_MASK 0x1C00
- #define SELFTEST GYRO THRESH MASK 0xE000

#### **Enumerations**

- enum inv\_imu\_int\_num\_t { INV\_IMU\_INT1 , INV\_IMU\_INT2 } Interrupt number.
- enum pwr\_mgmt0\_gyro\_mode\_t { PWR\_MGMT0\_GYRO\_MODE\_LN = 0x03 , PWR\_MGMT0\_GYRO\_MODE\_LP = 0x02 , PWR\_MGMT0\_GYRO\_MODE\_STANDBY = 0x01 , PWR\_MGMT0\_GYRO\_MODE\_OFF = 0x00 }
- enum pwr\_mgmt0\_accel\_mode\_t { PWR\_MGMT0\_ACCEL\_MODE\_LN = 0x03 , PWR\_MGMT0\_ACCEL\_MODE\_LP = 0x02 , PWR MGMT0 ACCEL MODE OFF = 0x00 }
- enum intx\_config2\_intx\_drive\_t { INTX\_CONFIG2\_INTX\_DRIVE\_PP = 0x00 , INTX\_CONFIG2\_INTX\_DRIVE\_OD = 0x01 }
- enum intx\_config2\_intx\_mode\_t { INTX\_CONFIG2\_INTX\_MODE\_PULSE = 0x00 , INTX\_CONFIG2\_INTX\_MODE\_LATCH = 0x01 }
- enum intx\_config2\_intx\_polarity\_t { INTX\_CONFIG2\_INTX\_POLARITY\_LOW = 0x00 , INTX\_CONFIG2\_INTX\_POLARITY\_HIGH
   = 0x01 }
- enum accel\_config0\_accel\_ui\_fs\_sel\_t { ACCEL\_CONFIG0\_ACCEL\_UI\_FS\_SEL\_2\_G = 0x4 , ACCEL\_CONFIG0\_ACCEL\_UI\_ = 0x3 , ACCEL\_CONFIG0\_ACCEL\_UI\_FS\_SEL\_8\_G = 0x2 , ACCEL\_CONFIG0\_ACCEL\_UI\_FS\_SEL\_16\_G = 0x1 }
- enum accel\_config0\_accel\_odr\_t {
   ACCEL\_CONFIG0\_ACCEL\_ODR\_1\_5625\_HZ = 0xF, ACCEL\_CONFIG0\_ACCEL\_ODR\_3\_125\_HZ = 0xE
   , ACCEL\_CONFIG0\_ACCEL\_ODR\_6\_25\_HZ = 0xD, ACCEL\_CONFIG0\_ACCEL\_ODR\_12\_5\_HZ = 0xC,
   ACCEL\_CONFIG0\_ACCEL\_ODR\_25\_HZ = 0xB, ACCEL\_CONFIG0\_ACCEL\_ODR\_50\_HZ = 0xA,
   ACCEL\_CONFIG0\_ACCEL\_ODR\_100\_HZ = 0x9, ACCEL\_CONFIG0\_ACCEL\_ODR\_200\_HZ = 0x8,
   ACCEL\_CONFIG0\_ACCEL\_ODR\_400\_HZ = 0x7, ACCEL\_CONFIG0\_ACCEL\_ODR\_800\_HZ = 0x6,
   ACCEL\_CONFIG0\_ACCEL\_ODR\_1600\_HZ = 0x5, ACCEL\_CONFIG0\_ACCEL\_ODR\_3200\_HZ = 0x4,
   ACCEL\_CONFIG0\_ACCEL\_ODR\_6400\_HZ = 0x3}

```
enum gyro_config0_gyro_ui_fs_sel_t {
  GYRO CONFIGO GYRO UI FS SEL 15 625 DPS = 8, GYRO CONFIGO GYRO UI FS SEL 31 25 DPS
  =7, GYRO CONFIGO GYRO UI FS SEL 62 5 DPS=6, GYRO CONFIGO GYRO UI FS SEL 125 DPS
  GYRO CONFIGO GYRO UI FS SEL 250 DPS = 4, GYRO CONFIGO GYRO UI FS SEL 500 DPS =
  3, GYRO CONFIGO GYRO UI FS SEL 1000 DPS=2, GYRO CONFIGO GYRO UI FS SEL 2000 DPS

    enum gyro config0 gyro odr t {

  GYRO CONFIGO GYRO ODR 1 5625 HZ = 0xF, GYRO CONFIGO GYRO ODR 3 125 HZ = 0xE,
  GYRO CONFIGO GYRO ODR 6 25 HZ = 0xD, GYRO CONFIGO GYRO ODR 12 5 HZ = 0xC,
  GYRO_CONFIGO_GYRO_ODR_25_HZ = 0xB , GYRO_CONFIGO_GYRO_ODR_50_HZ = 0xA ,
  GYRO CONFIGO GYRO ODR 100 HZ = 0x9, GYRO CONFIGO GYRO ODR 200 HZ = 0x8,
  GYRO CONFIGO GYRO ODR 400 HZ = 0x7 , GYRO CONFIGO GYRO ODR 800 HZ = 0x6 ,
  GYRO_CONFIGO_GYRO_ODR_1600_HZ = 0x5, GYRO_CONFIGO_GYRO_ODR_3200_HZ = 0x4,
  GYRO_CONFIGO_GYRO_ODR_6400_HZ = 0x3 }

    enum fifo config0 fifo mode t{FIFO CONFIG0 FIFO MODE SNAPSHOT = 0x02, FIFO CONFIG0 FIFO MODE STREAT

  = 0x01, FIFO CONFIGO FIFO MODE BYPASS = 0x00 }

    enum fifo config0 fifo depth t{FIFO CONFIG0 FIFO DEPTH MAX = 0x1E, FIFO CONFIG0 FIFO DEPTH APEX

  = 0x07, FIFO_CONFIGO_FIFO_DEPTH_GAF = 0x04}
enum fifo_config2_fifo_wr_wm_gt_th_t { FIFO_CONFIG2_FIFO_WR_WM_EQ_OR_GT_TH = 0x1 ,
  FIFO CONFIG2 FIFO WR WM EQ TH = 0x0 }
• enum fifo config4 fifo comp nc flow cfg t {
  FIFO CONFIG4 FIFO COMP NC FLOW CFG EVERY 128 FR = 0x5, FIFO CONFIG4 FIFO COMP NC FLOW CFG !
  = 0x4, FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_EVERY_32_FR = 0x3, FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLO
  = 0x2.
  FIFO CONFIG4 FIFO COMP NC FLOW CFG EVERY 8 FR = 0x1, FIFO CONFIG4 FIFO COMP NC FLOW CFG DIS
  = 0x0 }

    enum fifo config4 fifo es0 6b 9b t{FIFO CONFIG4 FIFO ES0 9B = 0x1, FIFO CONFIG4 FIFO ES0 6B

• enum tmst_wom_config_tmst_resol_t { TMST_WOM_CONFIG_TMST_RESOL_16_US = 0x01 , TMST_WOM_CONFIG_TMST
  = 0x00 }
• enum tmst wom config wom mode t { TMST WOM CONFIG WOM MODE CMP PREV = 0x01 ,
  TMST WOM CONFIG WOM MODE CMP INIT = 0x00 }
enum tmst_wom_config_wom_int_mode_t { TMST_WOM_CONFIG_WOM_INT_MODE_ANDED = 0x01 ,
  TMST WOM CONFIG WOM INT MODE ORED = 0x00 }
enum tmst_wom_config_wom_int_dur_t { TMST_WOM_CONFIG_WOM_INT_DUR_1_SMPL = 0x00 ,
  TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL = 0x01, TMST_WOM_CONFIG_WOM_INT_DUR_3_SMPL
  = 0x02, TMST_WOM_CONFIG_WOM_INT_DUR_4_SMPL = 0x03}
• enum fsync config0 ap fsync sel t {
  FSYNC CONFIGO AP FSYNC NO = 0x0, FSYNC CONFIGO AP FSYNC TEMP = 0x1, FSYNC CONFIGO AP FSYNC (
  = 0x2, FSYNC CONFIGO AP FSYNC GYRO Y = 0x3,
  FSYNC\_CONFIGO\_AP\_FSYNC\_GYRO\_Z = 0x4, FSYNC\_CONFIGO\_AP\_FSYNC\_ACCEL\_X = 0x5,
  FSYNC_CONFIGO_AP_FSYNC_ACCEL_Y = 0x6 , FSYNC_CONFIGO_AP_FSYNC_ACCEL_Z = 0x7 }

    enum dmp ext sen odr cfg ext odr t {

  DMP_EXT_SEN_ODR_CFG_EXT_ODR_3_25_HZ = 0x00, DMP_EXT_SEN_ODR_CFG_EXT_ODR_6_25_HZ
  = 0x01, DMP_EXT_SEN_ODR_CFG_EXT_ODR_12_5_HZ = 0x02, DMP_EXT_SEN_ODR_CFG_EXT_ODR_25_HZ
  DMP EXT SEN ODR CFG EXT ODR 50 HZ = 0x04, DMP EXT SEN ODR CFG EXT ODR 100 HZ
  = 0x05, DMP EXT SEN ODR CFG EXT ODR 200 HZ = 0x06, DMP EXT SEN ODR CFG EXT ODR 400 HZ
  = 0x07

    enum dmp ext sen odr cfg apex odr t {

  DMP EXT SEN ODR CFG APEX ODR 25 HZ = 0x00, DMP EXT SEN ODR CFG APEX ODR 50 HZ
  = 0x01, DMP EXT SEN ODR CFG APEX ODR 100 HZ = 0x02, DMP EXT SEN ODR CFG APEX ODR 200 HZ
  = 0x03.
  DMP_EXT_SEN_ODR_CFG_APEX_ODR_400_HZ = 0x04, DMP_EXT_SEN_ODR_CFG_APEX_ODR_800_HZ
  = 0x05
```

```
    enum odr_decimate_config_gyro_fifo_odr_dec_t {

  ODR DECIMATE CONFIG GYRO FIFO ODR DEC 1 = 0x0, ODR DECIMATE CONFIG GYRO FIFO ODR DEC 2
  = 0x1, ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_4 = 0x2, ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC
  ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_16 = 0x4, ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_32
  = 0x5, ODR DECIMATE CONFIG GYRO FIFO ODR DEC 64 = 0x6, ODR DECIMATE CONFIG GYRO FIFO ODR DEC
  ODR DECIMATE CONFIG GYRO FIFO ODR DEC 256 = 0x8, ODR DECIMATE CONFIG GYRO FIFO ODR DEC 512
  = 0x9, ODR DECIMATE CONFIG GYRO FIFO ODR DEC 1024 = 0xA, ODR DECIMATE CONFIG GYRO FIFO ODR [
  = 0xB.
  ODR DECIMATE CONFIG GYRO FIFO ODR DEC 4096 = 0xC }
enum odr_decimate_config_accel_fifo_odr_dec t {
  ODR DECIMATE CONFIG ACCEL FIFO ODR DEC 1 = 0x0, ODR DECIMATE CONFIG ACCEL FIFO ODR DEC 2
  = 0x1, ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_4 = 0x2, ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DE
  ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_16 = 0x4, ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_32
  = 0x5, ODR DECIMATE CONFIG ACCEL FIFO ODR DEC 64 = 0x6, ODR DECIMATE CONFIG ACCEL FIFO ODR D
  ODR DECIMATE CONFIG ACCEL FIFO ODR DEC 256 = 0x8, ODR DECIMATE CONFIG ACCEL FIFO ODR DEC 5
  = 0x9, ODR DECIMATE CONFIG ACCEL FIFO ODR DEC 1024 = 0xA, ODR DECIMATE CONFIG ACCEL FIFO ODR
  = 0xB,
  ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_4096 = 0xC }

    enum intf config1 ovrd ap spi 34 mode ovrd val t{INTF CONFIG1 OVRD AP SPI 34 MODE OVRD VAL 3 WIRE

  = 0x0 , INTF_CONFIG1_OVRD_AP_SPI_34_MODE_OVRD_VAL_4_WIRE = 0x1 }
• enum intf_config1_ovrd_ap_spi_mode_ovrd_val_t{ INTF_CONFIG1_OVRD_AP_SPI_MODE_OVRD_VAL_0_OR_3
  = 0x0, INTF CONFIG1 OVRD AP SPI MODE OVRD VAL 1 OR 2 = 0x1 }
• enum drive_config0_pads_i2c_slew_t { DRIVE_CONFIG0_PADS_I2C_SLEW_TYP_20NS = 0x0 ,
  DRIVE CONFIGO PADS I2C SLEW TYP 7NS = 0x2 }

    enum drive config0 pads spi slew t {

  DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_38NS = 0x0, DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_14NS
  = 0x1, DRIVE CONFIGO PADS SPI SLEW TYP 10NS = 0x2, DRIVE CONFIGO PADS SPI SLEW TYP 7NS
  = 0x3,
  DRIVE_CONFIGO_PADS_SPI_SLEW_TYP_5NS = 0x4 , DRIVE_CONFIGO_PADS_SPI_SLEW_TYP_4NS
  = 0x5, DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_0_5NS = 0x6}
• enum ioc pad scenario ovrd pads int2 cfg ovrd val t{IOC PAD SCENARIO OVRD INT2 CFG OVRD VAL INT2
  = 0, IOC_PAD_SCENARIO_OVRD_INT2_CFG_OVRD_VAL_DRDY_INTR = 3}

    enum reg misc1 osc id ovrd t {

  REG MISC1 OSC ID OVRD OFF = 0x0, REG MISC1 OSC ID OVRD EDOSC = 0x1, REG MISC1 OSC ID OVRD RC
  = 0x2, REG_MISC1_OSC_ID_OVRD_PLL = 0x4,
  REG_MISC1_OSC_ID_OVRD_EXT_CLK = 0x8 }
• enum fs sel aux gyro fs sel t {
  FS_SEL_AUX_GYRO_FS_SEL_15_625_DPS = 8 , FS_SEL_AUX_GYRO_FS_SEL_31_25_DPS = 7 ,
  FS_SEL_AUX_GYRO_FS_SEL_62_5_DPS = 6, FS_SEL_AUX_GYRO_FS_SEL_125_DPS = 5,
  FS SEL AUX GYRO FS SEL 250 DPS = 4 , FS SEL AUX GYRO FS SEL 500 DPS = 3 ,
  FS SEL AUX GYRO FS SEL 1000 DPS = 2, FS SEL AUX GYRO FS SEL 2000 DPS = 1}
• enum fs sel aux accel fs sel t {FS SEL AUX ACCEL FS SEL 2 G = 0x4, FS SEL AUX ACCEL FS SEL 4 G
  = 0x3, FS SEL AUX ACCEL FS SEL 8 G = 0x2, FS SEL AUX ACCEL FS SEL 16 G = 0x1 }
enum smc_control_0_accel_lp_clk_sel_t { SMC_CONTROL_0_ACCEL_LP_CLK_RCOSC = 0x01 ,
  SMC CONTROL 0 ACCEL LP CLK WUOSC = 0x00 }

    enum sreg_ctrl_sreg_data_endian_sel_t { SREG_CTRL_SREG_DATA_BIG_ENDIAN = 0x01, SREG_CTRL_SREG_DATA_LIT

  = 0x00 }

    enum ipreg sys1 reg 166 gyro src ctrl sel t{IPREG SYS1 REG 166 GYRO SRC CTRL INTERPOLATOR ON FIR O

  = 0x2, IPREG_SYS1_REG_166_GYRO_SRC_CTRL_INTERPOLATOR_OFF_FIR_ON = 0x1, IPREG_SYS1_REG_166_GYRO_SRC_OTRL_INTERPOLATOR_OFF_FIR_ON = 0x1, IPREG_SYS1_FIR_ON = 0x1, IPREG_SY
  = 0x0

    enum ipreg sys1 reg 170 gyro lp avg sel t{

  IPREG SYS1 REG 170 GYRO LP AVG 64 = 0xC, IPREG SYS1 REG 170 GYRO LP AVG 32 = 0xB
  , IPREG_SYS1_REG_170_GYRO_LP_AVG_20 = 0xA , IPREG_SYS1_REG_170_GYRO_LP_AVG_18 =
```

0x9,

```
IPREG SYS1 REG 170 GYRO LP AVG 16 = 0x8, IPREG SYS1 REG 170 GYRO LP AVG 11 = 0x7
 , IPREG SYS1 REG 170 GYRO LP AVG 10 = 0x6, IPREG SYS1 REG 170 GYRO LP AVG 8 = 0x5
 IPREG_SYS1_REG_170_GYRO_LP_AVG_7 = 0x4 , IPREG_SYS1_REG_170_GYRO_LP_AVG_5 = 0x3 ,
 IPREG SYS1 REG 170 GYRO LP AVG 4 = 0x2, IPREG SYS1 REG 170 GYRO LP AVG 2 = 0x1,
 IPREG SYS1 REG 170 GYRO LP AVG 1 = 0x0 }

    enum ipreg sys1 reg 172 gyro ui lpfbw sel t {

 IPREG SYS1 REG 172 GYRO UI LPFBW DIV 128 = 0x06, IPREG SYS1 REG 172 GYRO UI LPFBW DIV 64
 = 0x05, IPREG SYS1 REG 172 GYRO UI LPFBW DIV 32 = 0x04, IPREG SYS1 REG 172 GYRO UI LPFBW DIV 16
 = 0x03,
 IPREG SYS1 REG 172 GYRO UI LPFBW DIV 8 = 0x02, IPREG SYS1 REG 172 GYRO UI LPFBW DIV 4
 = 0x01, IPREG SYS1 REG 172 GYRO UI LPFBW NO FILTER = 0x00 }
enum ipreg_sys2_reg_123_accel_src_ctrl_sel_t { IPREG_SYS2_REG_123_ACCEL_SRC_CTRL_INTERPOLATOR_ON_FIR_
 = 0x2, IPREG SYS2 REG 123 ACCEL SRC CTRL INTERPOLATOR OFF FIR ON = 0x1, IPREG SYS2 REG 123 ACC
 = 0x0 }
• enum ipreg sys2 reg 129 accel lp avg sel t {
 IPREG SYS2 REG 129 ACCEL LP AVG 64 = 0xC, IPREG SYS2 REG 129 ACCEL LP AVG 32 =
 0xB, IPREG SYS2 REG 129 ACCEL LP AVG 20 = 0xA, IPREG SYS2 REG 129 ACCEL LP AVG 18
 = 0x9.
 IPREG SYS2 REG 129 ACCEL LP AVG 16 = 0x8, IPREG SYS2 REG 129 ACCEL LP AVG 11 =
 0x7, IPREG SYS2 REG 129 ACCEL LP AVG 10 = 0x6, IPREG SYS2 REG 129 ACCEL LP AVG 8
 IPREG_SYS2_REG_129_ACCEL_LP_AVG_7 = 0x4, IPREG_SYS2_REG_129_ACCEL_LP_AVG_5 = 0x3,
 IPREG_SYS2_REG_129_ACCEL_LP_AVG_4 = 0x2, IPREG_SYS2 REG 129 ACCEL LP AVG 2 = 0x1,
 IPREG SYS2 REG 129 ACCEL LP AVG 1 = 0x0 }

    enum ipreg sys2 reg 131 accel ui lpfbw t {

 IPREG SYS2 REG 131 ACCEL UI LPFBW DIV 128 = 0x06, IPREG SYS2 REG 131 ACCEL UI LPFBW DIV 64
 = 0x05, IPREG SYS2 REG 131 ACCEL UI LPFBW DIV 32 = 0x04, IPREG SYS2 REG 131 ACCEL UI LPFBW DIV
 = 0x03.
 IPREG SYS2 REG 131 ACCEL UI LPFBW DIV 8 = 0x02, IPREG SYS2 REG 131 ACCEL UI LPFBW DIV 4
 = 0x01, IPREG SYS2 REG 131 ACCEL UI LPFBW NO FILTER = 0x00}
enum selftest_average_time_t {
 SELFTEST_AVG_TIME_10_MS = 0x0000, SELFTEST_AVG_TIME_20_MS = 0x0080, SELFTEST_AVG_TIME_40_MS
 = 0x0100, SELFTEST AVG TIME 80 MS = 0x0180,
 SELFTEST AVG TIME 160 MS = 0x0200, SELFTEST AVG TIME 320 MS = 0x0280 }
• enum selftest accel threshold t {
 SELFTEST ACCEL THRESHOLD 5 PERCENT = 0x0000, SELFTEST ACCEL THRESHOLD 10 PERCENT
 = 0x0400, SELFTEST_ACCEL_THRESHOLD_15_PERCENT = 0x0800, SELFTEST_ACCEL_THRESHOLD_20_PERCENT
 = 0x0c00,
 SELFTEST ACCEL THRESHOLD 25 PERCENT = 0x1000, SELFTEST ACCEL THRESHOLD 30 PERCENT
 = 0x1400, SELFTEST ACCEL THRESHOLD 40 PERCENT = 0x1800, SELFTEST ACCEL THRESHOLD 50 PERCENT
 = 0x1c00 }

    enum selftest gyro threshold t {

 SELFTEST GYRO THRESHOLD 5 PERCENT = 0x0000, SELFTEST GYRO THRESHOLD 10 PERCENT
 = 0x2000, SELFTEST GYRO THRESHOLD 15 PERCENT = 0x4000, SELFTEST GYRO THRESHOLD 20 PERCENT
 SELFTEST GYRO THRESHOLD 25 PERCENT = 0x8000, SELFTEST GYRO THRESHOLD 30 PERCENT
 = 0xa000, SELFTEST GYRO THRESHOLD 40 PERCENT = 0xc000, SELFTEST GYRO THRESHOLD 50 PERCENT
 = 0xe000  }

    enum stc patch params t{SELFTEST PATCH EN ACCEL PHASE1 = 0x0001, SELFTEST PATCH EN ACCEL PHASE2

 = 0x0002, SELFTEST_PATCH_EN_GYRO1_PHASE1 = 0x0004, SELFTEST_PATCH_EN_GYRO1_PHASE2
 = 0x0008
```

#### 6.1.1 Detailed Description

Registers and driver-related definitions and descriptions.

#### 6.1.2 Macro Definition Documentation

#### 6.1.2.1 ACC\_STARTUP\_TIME\_US

#define ACC\_STARTUP\_TIME\_US 10000

#### 6.1.2.2 ACCEL\_DATA\_SIZE

#define ACCEL\_DATA\_SIZE 6

#### 6.1.2.3 EDMP INT SRC ACCEL DRDY MASK

#define EDMP\_INT\_SRC\_ACCEL\_DRDY\_MASK 0x01

#### 6.1.2.4 EDMP\_INT\_SRC\_EXT\_INT\_DRDY\_MASK

 $\verb|#define EDMP_INT_SRC_EXT_INT_DRDY_MASK 0x04|\\$ 

#### 6.1.2.5 EDMP\_INT\_SRC\_EXT\_ODR\_DRDY\_MASK

#define EDMP\_INT\_SRC\_EXT\_ODR\_DRDY\_MASK 0x08

#### 6.1.2.6 EDMP\_INT\_SRC\_GYRO\_DRDY\_MASK

 $\verb|#define EDMP_INT_SRC_GYRO_DRDY_MASK 0x02|\\$ 

#### 6.1.2.7 EDMP\_INT\_SRC\_ON\_DEMAND\_MASK

#define EDMP\_INT\_SRC\_ON\_DEMAND\_MASK 0x20

#### 6.1.2.8 EDMP\_INT\_SRC\_WOM\_DRDY\_MASK

#define EDMP\_INT\_SRC\_WOM\_DRDY\_MASK 0x10

#### 6.1.2.9 FIFO\_ACCEL\_GYRO\_HIGH\_RES\_SIZE

#define FIFO\_ACCEL\_GYRO\_HIGH\_RES\_SIZE 3

#### 6.1.2.10 FIFO\_COMP\_1\_SAMPLE\_IN\_FRAME

#define FIFO\_COMP\_1\_SAMPLE\_IN\_FRAME 0

#### 6.1.2.11 FIFO\_COMP\_2\_SAMPLES\_IN\_FRAME

#define FIFO\_COMP\_2\_SAMPLES\_IN\_FRAME 1

#### 6.1.2.12 FIFO\_COMP\_3\_SAMPLES\_IN\_FRAME

#define FIFO\_COMP\_3\_SAMPLES\_IN\_FRAME 2

#### 6.1.2.13 FIFO COMP 4 SAMPLES IN FRAME

#define FIFO\_COMP\_4\_SAMPLES\_IN\_FRAME 3

#### 6.1.2.14 FIFO\_COMP\_X2\_COMPRESSION

#define FIFO\_COMP\_X2\_COMPRESSION 0

#### 6.1.2.15 FIFO\_COMP\_X3\_COMPRESSION

#define FIFO\_COMP\_X3\_COMPRESSION 1

#### 6.1.2.16 FIFO\_COMP\_X4\_COMPRESSION

#define FIFO\_COMP\_X4\_COMPRESSION 2

#### 6.1.2.17 FIFO\_ES0\_6B\_DATA\_SIZE

#define FIFO\_ESO\_6B\_DATA\_SIZE 6

#### 6.1.2.18 FIFO\_ES0\_9B\_DATA\_SIZE

#define FIFO\_ES0\_9B\_DATA\_SIZE 9

#### 6.1.2.19 FIFO\_ES1\_DATA\_SIZE

#define FIFO\_ES1\_DATA\_SIZE 6

#### 6.1.2.20 FIFO\_HEADER\_SIZE

#define FIFO\_HEADER\_SIZE 1

#### 6.1.2.21 FIFO\_TEMP\_DATA\_SIZE

#define FIFO\_TEMP\_DATA\_SIZE 1

#### 6.1.2.22 FIFO\_TEMP\_HIGH\_RES\_SIZE

#define FIFO\_TEMP\_HIGH\_RES\_SIZE 1

#### 6.1.2.23 FIFO\_TS\_FSYNC\_SIZE

#define FIFO\_TS\_FSYNC\_SIZE 2

#### 6.1.2.24 GYR\_STARTUP\_TIME\_US

```
#define GYR_STARTUP_TIME_US 70000
```

#### 6.1.2.25 GYRO\_DATA\_SIZE

```
#define GYRO_DATA_SIZE 6
```

#### 6.1.2.26 INT4\_TO\_INT8

```
#define INT4_TO_INT8(  in \ ) \ (((in) \ < \ 8) \ ? \ \ ((int8_t) (in)) \ : \ \ ((int8_t) (in)-16))
```

Converts an integer from a 4-bits signed to a 8-bits signed.

#### 6.1.2.27 INT5\_TO\_INT8

```
#define INT5_TO_INT8(  in \ ) \ (((in) \ < \ 16) \ ? \ \ ((int8\_t)(in)) \ : \ \ ((int8\_t)(in)-32))
```

Converts an integer from a 5-bits signed to a 8-bits signed.

#### 6.1.2.28 INV\_IMU\_DISABLE

```
#define INV_IMU_DISABLE (0U)
```

#### 6.1.2.29 INV\_IMU\_ENABLE

```
#define INV_IMU_ENABLE (1U)
```

#### 6.1.2.30 INV\_IMU\_ERROR

```
#define INV_IMU_ERROR -1
```

Unspecified error.

#### 6.1.2.31 INV\_IMU\_ERROR\_BAD\_ARG

#define INV\_IMU\_ERROR\_BAD\_ARG -11

Invalid argument provided.

#### 6.1.2.32 INV\_IMU\_ERROR\_EDMP\_BUF\_EMPTY

#define INV\_IMU\_ERROR\_EDMP\_BUF\_EMPTY -127

EDMP buffer is empty.

#### 6.1.2.33 INV\_IMU\_ERROR\_EDMP\_ODR

#define INV\_IMU\_ERROR\_EDMP\_ODR -126

EDMP ODR decimator reconfiguration is needed.

#### 6.1.2.34 INV\_IMU\_ERROR\_TIMEOUT

#define INV\_IMU\_ERROR\_TIMEOUT -4

Action did not complete in the expected time window.

#### 6.1.2.35 INV IMU ERROR TRANSPORT

#define INV\_IMU\_ERROR\_TRANSPORT -3

Error occurred at transport level.

#### 6.1.2.36 INV\_IMU\_OK

#define INV\_IMU\_OK 0

Success.

#### 6.1.2.37 INVALID\_VALUE\_FIFO

#define INVALID\_VALUE\_FIFO ((int16\_t)0x8000)

#### 6.1.2.38 INVALID\_VALUE\_FIFO\_1B

#define INVALID\_VALUE\_FIFO\_1B ((int8\_t)0x80)

#### 6.1.2.39 OUT\_OF\_BOUND\_TEMP\_NEG\_FIFO\_1B

#define OUT\_OF\_BOUND\_TEMP\_NEG\_FIFO\_1B ((int8\_t)0x81)

#### 6.1.2.40 OUT\_OF\_BOUND\_TEMP\_POS\_FIFO\_1B

#define OUT\_OF\_BOUND\_TEMP\_POS\_FIFO\_1B ((int8\_t)0x7F)

#### 6.1.2.41 SELFTEST\_ACCEL\_DIS

#define SELFTEST\_ACCEL\_DIS 0x0000

#### 6.1.2.42 SELFTEST ACCEL EN

#define SELFTEST\_ACCEL\_EN 0x0002

#### 6.1.2.43 SELFTEST\_ACCEL\_EN\_MASK

#define SELFTEST\_ACCEL\_EN\_MASK 0x0002

#### 6.1.2.44 SELFTEST\_ACCEL\_THRESH\_MASK

#define SELFTEST\_ACCEL\_THRESH\_MASK 0x1C00

#### 6.1.2.45 SELFTEST\_AVERAGE\_TIME\_MASK

#define SELFTEST\_AVERAGE\_TIME\_MASK 0x0380

#### 6.1.2.46 SELFTEST\_GYRO\_DIS

#define SELFTEST\_GYRO\_DIS 0x0000

#### 6.1.2.47 SELFTEST\_GYRO\_EN

#define SELFTEST\_GYRO\_EN 0x0004

#### 6.1.2.48 SELFTEST\_GYRO\_EN\_MASK

#define SELFTEST\_GYRO\_EN\_MASK 0x0004

#### 6.1.2.49 SELFTEST\_GYRO\_THRESH\_MASK

#define SELFTEST\_GYRO\_THRESH\_MASK 0xE000

#### 6.1.2.50 SELFTESTCAL INIT DIS

#define SELFTESTCAL\_INIT\_DIS 0x0000

#### 6.1.2.51 SELFTESTCAL\_INIT\_EN

#define SELFTESTCAL\_INIT\_EN 0x0001

#### 6.1.2.52 SELFTESTCAL\_INIT\_EN\_MASK

#define SELFTESTCAL\_INIT\_EN\_MASK 0x0001

#### 6.1.2.53 STC\_RESULTS\_ACCEL\_SC\_MASK

#define STC\_RESULTS\_ACCEL\_SC\_MASK 0x0300

#### 6.1.2.54 STC\_RESULTS\_ACCEL\_X\_MASK

#define STC\_RESULTS\_ACCEL\_X\_MASK 0x0001

#### 6.1.2.55 STC\_RESULTS\_ACCEL\_Y\_MASK

#define STC\_RESULTS\_ACCEL\_Y\_MASK 0x0002

#### 6.1.2.56 STC\_RESULTS\_ACCEL\_Z\_MASK

#define STC\_RESULTS\_ACCEL\_Z\_MASK 0x0004

#### 6.1.2.57 STC\_RESULTS\_GYRO\_SC\_MASK

#define STC\_RESULTS\_GYRO\_SC\_MASK 0x0C00

#### 6.1.2.58 STC RESULTS GYRO X MASK

#define STC\_RESULTS\_GYRO\_X\_MASK 0x0008

#### 6.1.2.59 STC\_RESULTS\_GYRO\_Y\_MASK

#define STC\_RESULTS\_GYRO\_Y\_MASK 0x0010

#### 6.1.2.60 STC\_RESULTS\_GYRO\_Z\_MASK

#define STC\_RESULTS\_GYRO\_Z\_MASK 0x0020

#### 6.1.2.61 STC\_RESULTS\_ST\_STATUS\_MASK

#define STC\_RESULTS\_ST\_STATUS\_MASK 0x00C0

#### 6.1.2.62 TAP\_SMUDGE\_REJECT\_THR\_400HZ

#define TAP\_SMUDGE\_REJECT\_THR\_400HZ 34

#### 6.1.2.63 TAP\_SMUDGE\_REJECT\_THR\_800HZ

#define TAP\_SMUDGE\_REJECT\_THR\_800HZ 68

#### 6.1.2.64 TAP\_TMAX\_400HZ

#define TAP\_TMAX\_400HZ 198

#### 6.1.2.65 TAP\_TMAX\_800HZ

#define TAP\_TMAX\_800HZ 396

#### 6.1.2.66 TAP\_TMIN\_400HZ

#define TAP\_TMIN\_400HZ 66

#### 6.1.2.67 TAP\_TMIN\_800HZ

#define TAP\_TMIN\_800HZ 132

#### 6.1.2.68 TEMP\_DATA\_SIZE

#define TEMP\_DATA\_SIZE 2

#### 6.1.3 Enumeration Type Documentation

#### 6.1.3.1 accel\_config0\_accel\_odr\_t

 $\verb"enum accel_config0_accel_odr_t"$ 

#### Enumerator

ACCEL_CONFIG0_ACCEL_ODR_1_5625_HZ	
ACCEL_CONFIG0_ACCEL_ODR_3_125_HZ	
ACCEL_CONFIG0_ACCEL_ODR_6_25_HZ	
ACCEL_CONFIG0_ACCEL_ODR_12_5_HZ	
ACCEL_CONFIG0_ACCEL_ODR_25_HZ	
ACCEL_CONFIG0_ACCEL_ODR_50_HZ	
ACCEL_CONFIG0_ACCEL_ODR_100_HZ	
ACCEL_CONFIG0_ACCEL_ODR_200_HZ	
ACCEL_CONFIG0_ACCEL_ODR_400_HZ	
ACCEL_CONFIG0_ACCEL_ODR_800_HZ	
ACCEL_CONFIG0_ACCEL_ODR_1600_HZ	
ACCEL_CONFIG0_ACCEL_ODR_3200_HZ	
ACCEL_CONFIG0_ACCEL_ODR_6400_HZ	

#### 6.1.3.2 accel\_config0\_accel\_ui\_fs\_sel\_t

enum accel\_config0\_accel\_ui\_fs\_sel\_t

#### Enumerator

ACCEL_CONFIG0_ACCEL_UI_FS_SEL_2_G	
ACCEL_CONFIG0_ACCEL_UI_FS_SEL_4_G	
ACCEL_CONFIG0_ACCEL_UI_FS_SEL_8_G	
ACCEL_CONFIG0_ACCEL_UI_FS_SEL_16_G	

#### 6.1.3.3 dmp\_ext\_sen\_odr\_cfg\_apex\_odr\_t

 $\verb"enum dmp_ext_sen_odr_cfg_apex_odr_t"$ 

#### Enumerator

DMP_EXT_SEN_ODR_CFG_APEX_ODR_25_HZ	
DMP_EXT_SEN_ODR_CFG_APEX_ODR_50_HZ	
DMP_EXT_SEN_ODR_CFG_APEX_ODR_100_HZ	
DMP_EXT_SEN_ODR_CFG_APEX_ODR_200_HZ	
DMP_EXT_SEN_ODR_CFG_APEX_ODR_400_HZ	
DMP_EXT_SEN_ODR_CFG_APEX_ODR_800_HZ	

#### 6.1.3.4 dmp\_ext\_sen\_odr\_cfg\_ext\_odr\_t

 $\verb"enum dmp_ext_sen_odr_cfg_ext_odr_t"$ 

#### Enumerator

DMP_EXT_SEN_ODR_CFG_EXT_ODR_3_25_HZ	
DMP_EXT_SEN_ODR_CFG_EXT_ODR_6_25_HZ	
DMP_EXT_SEN_ODR_CFG_EXT_ODR_12_5_HZ	
DMP_EXT_SEN_ODR_CFG_EXT_ODR_25_HZ	
DMP_EXT_SEN_ODR_CFG_EXT_ODR_50_HZ	
DMP_EXT_SEN_ODR_CFG_EXT_ODR_100_HZ	
DMP_EXT_SEN_ODR_CFG_EXT_ODR_200_HZ	
DMP_EXT_SEN_ODR_CFG_EXT_ODR_400_HZ	

#### 6.1.3.5 drive\_config0\_pads\_i2c\_slew\_t

enum drive\_config0\_pads\_i2c\_slew\_t

#### Enumerator

DRIVE\_CONFIG0\_PADS\_I2C\_SLEW\_TYP\_20NS
DRIVE\_CONFIG0\_PADS\_I2C\_SLEW\_TYP\_7NS

#### 6.1.3.6 drive\_config0\_pads\_spi\_slew\_t

 $\verb"enum drive_config0_pads_spi_slew_t"$ 

#### Enumerator

DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_38NS	
DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_14NS	
DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_10NS	
DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_7NS	
DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_5NS	
DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_4NS	
DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_0_5NS	

#### 6.1.3.7 fifo\_config0\_fifo\_depth\_t

enum fifo\_config0\_fifo\_depth\_t

#### Enumerator

FIFO_CONFIG0_FIFO_DEPTH_MAX	
FIFO_CONFIG0_FIFO_DEPTH_APEX	
FIFO_CONFIG0_FIFO_DEPTH_GAF	

#### 6.1.3.8 fifo\_config0\_fifo\_mode\_t

enum fifo\_config0\_fifo\_mode\_t

#### Enumerator

FIFO_CONFIG0_FIFO_MODE_SNAPSHOT	
FIFO_CONFIG0_FIFO_MODE_STREAM	
FIFO_CONFIG0_FIFO_MODE_BYPASS	

#### $6.1.3.9 \quad fifo\_config2\_fifo\_wr\_wm\_gt\_th\_t$

 $\verb"enum fifo_config2_fifo_wr_wm_gt_th_t$ 

#### Enumerator

FIFO_CONFIG2_FIFO_WR_WM_EQ_OR_GT_TH	
FIFO CONFIG2 FIFO WR WM EQ TH	

#### 6.1.3.10 fifo\_config4\_fifo\_comp\_nc\_flow\_cfg\_t

enum fifo\_config4\_fifo\_comp\_nc\_flow\_cfg\_t

#### Enumerator

FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_EVERY_128_FR	
FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_EVERY_64_FR	
FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_EVERY_32_FR	
FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_EVERY_16_FR	
FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_EVERY_8_FR	
FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_DIS	

#### 6.1.3.11 fifo\_config4\_fifo\_es0\_6b\_9b\_t

enum fifo\_config4\_fifo\_es0\_6b\_9b\_t

#### Enumerator

FIFO_CONFIG4_FIFO_ES0_9B	
FIFO_CONFIG4_FIFO_ES0_6B	

#### 6.1.3.12 fs\_sel\_aux\_accel\_fs\_sel\_t

enum fs\_sel\_aux\_accel\_fs\_sel\_t

#### Enumerator

FS_SEL_AUX_ACCEL_FS_SEL_2_G	
FS_SEL_AUX_ACCEL_FS_SEL_4_G	
FS_SEL_AUX_ACCEL_FS_SEL_8_G	
FS_SEL_AUX_ACCEL_FS_SEL_16_G	

#### 6.1.3.13 fs\_sel\_aux\_gyro\_fs\_sel\_t

enum fs\_sel\_aux\_gyro\_fs\_sel\_t

#### Enumerator

	_
FS_SEL_AUX_GYRO_FS_SEL_15_625_DPS	
FS_SEL_AUX_GYRO_FS_SEL_31_25_DPS	
FS_SEL_AUX_GYRO_FS_SEL_62_5_DPS	
FS_SEL_AUX_GYRO_FS_SEL_125_DPS	
FS_SEL_AUX_GYRO_FS_SEL_250_DPS	
FS_SEL_AUX_GYRO_FS_SEL_500_DPS	
FS_SEL_AUX_GYRO_FS_SEL_1000_DPS	
FS_SEL_AUX_GYRO_FS_SEL_2000_DPS	

#### 6.1.3.14 fsync\_config0\_ap\_fsync\_sel\_t

enum fsync\_config0\_ap\_fsync\_sel\_t

#### Enumerator

FSYNC_CONFIG0_AP_FSYNC_NO	
FSYNC_CONFIG0_AP_FSYNC_TEMP	
FSYNC_CONFIG0_AP_FSYNC_GYRO_X	
FSYNC_CONFIG0_AP_FSYNC_GYRO_Y	
FSYNC_CONFIG0_AP_FSYNC_GYRO_Z	
FSYNC_CONFIG0_AP_FSYNC_ACCEL↔	
_X	
FSYNC_CONFIG0_AP_FSYNC_ACCEL↔	
_Y	
FSYNC_CONFIG0_AP_FSYNC_ACCEL↔	
_Z	

#### 6.1.3.15 gyro\_config0\_gyro\_odr\_t

enum gyro\_config0\_gyro\_odr\_t

#### Enumerator

GYRO_CONFIG0_GYRO_ODR_1_5625_HZ	
GYRO_CONFIG0_GYRO_ODR_3_125_HZ	
GYRO_CONFIG0_GYRO_ODR_6_25_HZ	
GYRO_CONFIG0_GYRO_ODR_12_5_HZ	
GYRO_CONFIG0_GYRO_ODR_25_HZ	
GYRO_CONFIG0_GYRO_ODR_50_HZ	
GYRO_CONFIG0_GYRO_ODR_100_HZ	
GYRO_CONFIG0_GYRO_ODR_200_HZ	
GYRO_CONFIG0_GYRO_ODR_400_HZ	
GYRO_CONFIG0_GYRO_ODR_800_HZ	
GYRO_CONFIG0_GYRO_ODR_1600_HZ	
GYRO_CONFIG0_GYRO_ODR_3200_HZ	
GYRO_CONFIG0_GYRO_ODR_6400_HZ	

#### 6.1.3.16 gyro\_config0\_gyro\_ui\_fs\_sel\_t

 $\verb"enum gyro_config0_gyro_ui_fs_sel_t"$ 

#### Enumerator

GYRO_CONFIG0_GYRO_UI_FS_SEL_15_625_DPS	
GYRO_CONFIG0_GYRO_UI_FS_SEL_31_25_DPS	
GYRO_CONFIG0_GYRO_UI_FS_SEL_62_5_DPS	
GYRO_CONFIG0_GYRO_UI_FS_SEL_125_DPS	
GYRO_CONFIG0_GYRO_UI_FS_SEL_250_DPS	

6.1 Defs 33

## Enumerator

GYRO_CONFIG0_GYRO_UI_FS_SEL_500_DPS	
GYRO_CONFIG0_GYRO_UI_FS_SEL_1000_DPS	
GYRO_CONFIG0_GYRO_UI_FS_SEL_2000_DPS	

# $6.1.3.17 \quad intf\_config1\_ovrd\_ap\_spi\_34\_mode\_ovrd\_val\_t$

 $\verb"enum" intf_config1_ovrd_ap_spi_34_mode_ovrd_val_t$ 

#### Enumerator

INTF_CONFIG1_OVRD_AP_SPI_34_MODE_OVRD_VAL_3_WIRE	
INTF_CONFIG1_OVRD_AP_SPI_34_MODE_OVRD_VAL_4_WIRE	

# 6.1.3.18 intf\_config1\_ovrd\_ap\_spi\_mode\_ovrd\_val\_t

enum intf\_config1\_ovrd\_ap\_spi\_mode\_ovrd\_val\_t

# Enumerator

INTF_CONFIG1_OVRD_AP_SPI_MODE_OVRD_VAL_0_OR↔	
_3	
INTF_CONFIG1_OVRD_AP_SPI_MODE_OVRD_VAL_1_OR↔	
_2	

# 6.1.3.19 intx\_config2\_intx\_drive\_t

enum intx\_config2\_intx\_drive\_t

## Enumerator

INTX_CONFIG2_INTX_DRIVE_PP	
INTX_CONFIG2_INTX_DRIVE_OD	

# 6.1.3.20 intx\_config2\_intx\_mode\_t

 $\verb"enum" intx_config2_intx_mode_t"$ 

### Enumerator

INTX_CONFIG2_INTX_MODE_PULSE	
INTX_CONFIG2_INTX_MODE_LATCH	

# 6.1.3.21 intx\_config2\_intx\_polarity\_t

enum intx\_config2\_intx\_polarity\_t

#### Enumerator

INTX_CONFIG2_INTX_POLARITY_LOW	
INTX_CONFIG2_INTX_POLARITY_HIGH	

# 6.1.3.22 inv\_imu\_int\_num\_t

enum inv\_imu\_int\_num\_t

Interrupt number.

### Enumerator

INV_	_IMU_	INT1	
INV	IMU	INT2	

# 6.1.3.23 ioc\_pad\_scenario\_ovrd\_pads\_int2\_cfg\_ovrd\_val\_t

enum ioc\_pad\_scenario\_ovrd\_pads\_int2\_cfg\_ovrd\_val\_t

### Enumerator

```
IOC_PAD_SCENARIO_OVRD_INT2_CFG_OVRD_VAL_INT2
IOC_PAD_SCENARIO_OVRD_INT2_CFG_OVRD_VAL_DRDY_INTR
```

## 6.1.3.24 ipreg\_sys1\_reg\_166\_gyro\_src\_ctrl\_sel\_t

enum ipreg\_sys1\_reg\_166\_gyro\_src\_ctrl\_sel\_t

6.1 Defs 35

# Enumerator

IPREG_SYS1_REG_166_GYRO_SRC_CTRL_INTERPOLATOR_ON_FIR_ON	
IPREG_SYS1_REG_166_GYRO_SRC_CTRL_INTERPOLATOR_OFF_FIR_ON	
IPREG_SYS1_REG_166_GYRO_SRC_CTRL_INTERPOLATOR_OFF_FIR_OFF	

# $6.1.3.25 \quad ipreg\_sys1\_reg\_170\_gyro\_lp\_avg\_sel\_t$

 $\verb"enum ipreg_sys1_reg_170_gyro_lp_avg_sel_t"$ 

### Enumerator

IPREG_SYS1_REG_170_GYRO_LP_AVG_64	
IPREG_SYS1_REG_170_GYRO_LP_AVG_32	
IPREG_SYS1_REG_170_GYRO_LP_AVG_20	
IPREG_SYS1_REG_170_GYRO_LP_AVG_18	
IPREG_SYS1_REG_170_GYRO_LP_AVG_16	
IPREG_SYS1_REG_170_GYRO_LP_AVG_11	
IPREG_SYS1_REG_170_GYRO_LP_AVG_10	
IPREG_SYS1_REG_170_GYRO_LP_AVG_8	
IPREG_SYS1_REG_170_GYRO_LP_AVG_7	
IPREG_SYS1_REG_170_GYRO_LP_AVG_5	
IPREG_SYS1_REG_170_GYRO_LP_AVG_4	
IPREG_SYS1_REG_170_GYRO_LP_AVG_2	
IPREG_SYS1_REG_170_GYRO_LP_AVG_1	

# 6.1.3.26 ipreg\_sys1\_reg\_172\_gyro\_ui\_lpfbw\_sel\_t

enum ipreg\_sys1\_reg\_172\_gyro\_ui\_lpfbw\_sel\_t

IPREG_SYS1_REG_172_GYRO_UI_LPFBW_DIV_128	
IPREG_SYS1_REG_172_GYRO_UI_LPFBW_DIV_64	
IPREG_SYS1_REG_172_GYRO_UI_LPFBW_DIV_32	
IPREG_SYS1_REG_172_GYRO_UI_LPFBW_DIV_16	
IPREG_SYS1_REG_172_GYRO_UI_LPFBW_DIV_8	
IPREG_SYS1_REG_172_GYRO_UI_LPFBW_DIV_4	
IPREG_SYS1_REG_172_GYRO_UI_LPFBW_NO_FILTER	

# 6.1.3.27 ipreg\_sys2\_reg\_123\_accel\_src\_ctrl\_sel\_t

 $\verb"enum ipreg_sys2_reg_123_accel_src_ctrl_sel_t"$ 

### Enumerator

IPREG_SYS2_REG_123_ACCEL_SRC_CTRL_INTERPOLATOR_ON_FIR_ON	
IPREG_SYS2_REG_123_ACCEL_SRC_CTRL_INTERPOLATOR_OFF_FIR_ON	
IPREG_SYS2_REG_123_ACCEL_SRC_CTRL_INTERPOLATOR_OFF_FIR_OFF	

# $6.1.3.28 \quad ipreg\_sys2\_reg\_129\_accel\_lp\_avg\_sel\_t$

enum ipreg\_sys2\_reg\_129\_accel\_lp\_avg\_sel\_t

# Enumerator

IPREG_SYS2_REG_129_ACCEL_LP_AVG_64	
IPREG_SYS2_REG_129_ACCEL_LP_AVG_32	
IPREG_SYS2_REG_129_ACCEL_LP_AVG_20	
IPREG_SYS2_REG_129_ACCEL_LP_AVG_18	
IPREG_SYS2_REG_129_ACCEL_LP_AVG_16	
IPREG_SYS2_REG_129_ACCEL_LP_AVG_11	
IPREG_SYS2_REG_129_ACCEL_LP_AVG_10	
IPREG_SYS2_REG_129_ACCEL_LP_AVG_8	
IPREG_SYS2_REG_129_ACCEL_LP_AVG_7	
IPREG_SYS2_REG_129_ACCEL_LP_AVG_5	
IPREG_SYS2_REG_129_ACCEL_LP_AVG_4	
IPREG_SYS2_REG_129_ACCEL_LP_AVG_2	
IPREG_SYS2_REG_129_ACCEL_LP_AVG_1	

## 6.1.3.29 ipreg\_sys2\_reg\_131\_accel\_ui\_lpfbw\_t

enum ipreg\_sys2\_reg\_131\_accel\_ui\_lpfbw\_t

IPREG_SYS2_REG_131_ACCEL_UI_LPFBW_DIV_128	
IPREG_SYS2_REG_131_ACCEL_UI_LPFBW_DIV_64	
IPREG_SYS2_REG_131_ACCEL_UI_LPFBW_DIV_32	
IPREG_SYS2_REG_131_ACCEL_UI_LPFBW_DIV_16	
IPREG_SYS2_REG_131_ACCEL_UI_LPFBW_DIV_8	
IPREG_SYS2_REG_131_ACCEL_UI_LPFBW_DIV_4	
IPREG_SYS2_REG_131_ACCEL_UI_LPFBW_NO_FILTER	

6.1 Defs 37

# 6.1.3.30 odr\_decimate\_config\_accel\_fifo\_odr\_dec\_t

enum odr\_decimate\_config\_accel\_fifo\_odr\_dec\_t

### Enumerator

ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_1	
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_2	
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_4	
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_8	
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_16	
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_32	
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_64	
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_128	
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_256	
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_512	
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_1024	
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_2048	
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_4096	

# 6.1.3.31 odr\_decimate\_config\_gyro\_fifo\_odr\_dec\_t

 $\verb"enum" odr_decimate_config_gyro_fifo_odr_dec_t"$ 

### Enumerator

ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_1	
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_2	
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_4	
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_8	
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_16	
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_32	
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_64	
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_128	
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_256	
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_512	
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_1024	
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_2048	
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_4096	

# 6.1.3.32 pwr\_mgmt0\_accel\_mode\_t

enum pwr\_mgmt0\_accel\_mode\_t

# Enumerator

PWR_MGMT0_ACCEL_MODE_LN	
PWR_MGMT0_ACCEL_MODE_LP	
PWR_MGMT0_ACCEL_MODE_OFF	

# 6.1.3.33 pwr\_mgmt0\_gyro\_mode\_t

enum pwr\_mgmt0\_gyro\_mode\_t

### Enumerator

PWR_MGMT0_GYRO_MODE_LN	
PWR_MGMT0_GYRO_MODE_LP	
PWR_MGMT0_GYRO_MODE_STANDBY	
PWR_MGMT0_GYRO_MODE_OFF	

# 6.1.3.34 reg\_misc1\_osc\_id\_ovrd\_t

enum reg\_miscl\_osc\_id\_ovrd\_t

# Enumerator

REG_MISC1_OSC_ID_OVRD_OFF	
REG_MISC1_OSC_ID_OVRD_EDOSC	
REG_MISC1_OSC_ID_OVRD_RCOSC	
REG_MISC1_OSC_ID_OVRD_PLL	
REG_MISC1_OSC_ID_OVRD_EXT_CLK	

# 6.1.3.35 selftest\_accel\_threshold\_t

 $\verb"enum selftest_accel_threshold_t"$ 

SELFTEST_ACCEL_THRESHOLD_5_PERCENT	
SELFTEST_ACCEL_THRESHOLD_10_PERCENT	
SELFTEST_ACCEL_THRESHOLD_15_PERCENT	
SELFTEST_ACCEL_THRESHOLD_20_PERCENT	
SELFTEST_ACCEL_THRESHOLD_25_PERCENT	
SELFTEST_ACCEL_THRESHOLD_30_PERCENT	
SELFTEST_ACCEL_THRESHOLD_40_PERCENT	
SELFTEST_ACCEL_THRESHOLD_50_PERCENT	

6.1 Defs 39

# 6.1.3.36 selftest\_average\_time\_t

enum selftest\_average\_time\_t

### Enumerator

SELFTEST_AVG_TIME_10_MS	
SELFTEST_AVG_TIME_20_MS	
SELFTEST_AVG_TIME_40_MS	
SELFTEST_AVG_TIME_80_MS	
SELFTEST_AVG_TIME_160_MS	
SELFTEST_AVG_TIME_320_MS	

# 6.1.3.37 selftest\_gyro\_threshold\_t

enum selftest\_gyro\_threshold\_t

### Enumerator

SELFTEST_GYRO_THRESHOLD_5_PERCENT	
SELFTEST_GYRO_THRESHOLD_10_PERCENT	
SELFTEST_GYRO_THRESHOLD_15_PERCENT	
SELFTEST_GYRO_THRESHOLD_20_PERCENT	
SELFTEST_GYRO_THRESHOLD_25_PERCENT	
SELFTEST_GYRO_THRESHOLD_30_PERCENT	
SELFTEST_GYRO_THRESHOLD_40_PERCENT	
SELFTEST_GYRO_THRESHOLD_50_PERCENT	

# 6.1.3.38 smc\_control\_0\_accel\_lp\_clk\_sel\_t

enum smc\_control\_0\_accel\_lp\_clk\_sel\_t

SMC_CONTROL_0_ACCEL_LP_CLK_RCOSC	
SMC_CONTROL_0_ACCEL_LP_CLK_WUOSC	

# 6.1.3.39 sreg\_ctrl\_sreg\_data\_endian\_sel\_t

 $\verb"enum sreg_ctrl_sreg_data_endian_sel_t"$ 

### Enumerator

SREG_CTRL_SREG_DATA_BIG_ENDIAN	
SREG_CTRL_SREG_DATA_LITTLE_ENDIAN	

# 6.1.3.40 stc\_patch\_params\_t

enum stc\_patch\_params\_t

## Enumerator

SELFTEST_PATCH_EN_ACCEL_PHASE1	
SELFTEST_PATCH_EN_ACCEL_PHASE2	
SELFTEST_PATCH_EN_GYRO1_PHASE1	
SELFTEST_PATCH_EN_GYRO1_PHASE2	

# 6.1.3.41 tmst\_wom\_config\_tmst\_resol\_t

enum tmst\_wom\_config\_tmst\_resol\_t

## Enumerator

TMST_WOM_CONFIG_TMST_RESOL_16_US	
TMST WOM CONFIG TMST RESOL 1 US	

# 6.1.3.42 tmst\_wom\_config\_wom\_int\_dur\_t

enum tmst\_wom\_config\_wom\_int\_dur\_t

TMST_WOM_CONFIG_WOM_INT_DUR_1_SMPL	
TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL	
TMST_WOM_CONFIG_WOM_INT_DUR_3_SMPL	
TMST_WOM_CONFIG_WOM_INT_DUR_4_SMPL	

6.2 Basic Driver 41

## 6.1.3.43 tmst\_wom\_config\_wom\_int\_mode\_t

```
enum tmst_wom_config_wom_int_mode_t
```

#### Enumerator

```
TMST_WOM_CONFIG_WOM_INT_MODE_ANDED

TMST_WOM_CONFIG_WOM_INT_MODE_ORED
```

## 6.1.3.44 tmst\_wom\_config\_wom\_mode\_t

```
enum tmst_wom_config_wom_mode_t
```

### **Enumerator**

TMST_WOM_CONFIG_WOM_MODE_CMP_PREV	
TMST_WOM_CONFIG_WOM_MODE_CMP_INIT	

# 6.2 Basic Driver

Basic API to drive the device.

## **Files**

• file inv\_imu\_driver.h

### **Classes**

- struct inv\_imu\_device\_t
  - Basic driver configuration structure.
- union inv\_imu\_fifo\_data\_t

One frame of FIFO header+data.

- struct inv\_imu\_int\_state\_t
  - Interrupts definition.
- struct inv\_imu\_fifo\_config\_t

Basic FIFO configuration.

# **Macros**

#define FORMAT\_16\_BITS\_DATA(is\_big\_endian, pln8, pOut16) \*(pOut16) = ((is\_big\_endian) == 1) ? ((p← ln8)[0] << 8) | (pln8)[1] : ((pln8)[1] << 8) | (pln8)[0]</li>

Macro to convert 2 bytes in 1 half-word depending on IMU endianness.

### **Functions**

```
    void inv_imu_sleep_us (inv_imu_device_t *s, uint32_t us)

     Sleep function.
int inv_imu_soft_reset (inv_imu_device_t *s)
     Performs a soft reset of the device.
• int inv_imu_get_who_am_i (inv_imu_device_t *s, uint8_t *who_am_i)
     return WHOAMI value
• int inv_imu_set_accel_mode (inv_imu_device_t *s, pwr_mgmt0_accel_mode_t accel_mode)
     Configure accel mode.
• int inv_imu_set_gyro_mode (inv_imu_device_t *s, pwr_mgmt0_gyro_mode_t gyro_mode)
     Configure gyro mode.

    int inv_imu_set_accel_frequency (inv_imu_device_t *s, const accel_config0_accel_odr_t frequency)

     Configure accel Output Data Rate.

    int inv_imu_set_gyro_frequency (inv_imu_device_t *s, const gyro_config0_gyro_odr_t frequency)

     Configure gyro Output Data Rate.

    int inv_imu_set_accel_fsr (inv_imu_device_t *s, accel_config0_accel_ui_fs_sel_t accel_fsr)

     Set accel full scale range.
int inv_imu_set_gyro_fsr (inv_imu_device_t *s, gyro_config0_gyro_ui_fs_sel_t gyro_fsr)
     Set gyro full scale range.

    int inv_imu_set_accel_lp_avg (inv_imu_device_t *s, ipreg_sys2_reg_129_accel_lp_avg_sel_t acc_avg)

     Set accel Low-Power averaging value.
• int inv_imu_set_gyro_lp_avg (inv_imu_device_t *s, ipreg_sys1_reg_170_gyro_lp_avg_sel_t gyr_avg)
     Set gyro Low-Power averaging value.
• int inv_imu_set_accel_ln_bw (inv_imu_device_t *s, ipreg_sys2_reg_131_accel_ui_lpfbw_t acc_bw)
     Set accel Low-Noise bandwidth value.

    int inv imu set gyro In bw (inv imu device t*s, ipreg sys1 reg 172 gyro ui lpfbw sel t gyr bw)

     Set gyro Low-Noise bandwidth value.
• int inv_imu_get_register_data (inv_imu_device_t *s, inv_imu_sensor_data_t *data)
     Get current sensor data from the registers.

    int inv_imu_set_fifo_config (inv_imu_device_t *s, const inv_imu_fifo_config_t *fifo_config)

     Configures the FIFO to the specified state.

    int inv_imu_get_fifo_config (inv_imu_device_t *s, inv_imu_fifo_config_t *fifo_config_t)

     Gets the current FIFO configuration.

    int inv_imu_flush_fifo (inv_imu_device_t *s)

     Flush FIFO content.

    int inv imu get frame count (inv imu device t *s, uint16 t *frame count)

     Get FIFO frame count.

    int inv_imu_get_fifo_frame (inv_imu_device_t *s, inv_imu_fifo_data_t *data)

     Get one frame of FIFO data.
• int inv_imu_set_config_int (inv_imu_device_t *s, const inv_imu_int_num_t num, const inv_imu_int_state_t
  *it)
     Configure interrupts source.
• int inv_imu_get_config_int (inv_imu_device_t *s, const inv_imu_int_num_t num, inv_imu_int_state_t *it)
     Retrieve interrupts configuration.
• int inv_imu_set_pin_config_int (inv_imu_device_t *s, const inv_imu_int_num_t num, const inv_imu_int_pin_config_t
  *conf)
     Configure pin behavior.
• int inv imu get int status (inv imu device t *s, const inv imu int num t num, inv imu int state t *it)
     Read interrupt 1 status.
int inv_imu_get_endianness (inv_imu_device_t *s)
```

6.2 Basic Driver 43

Read the UI endianness and set the inv\_device endianness field.

• int inv\_imu\_select\_accel\_lp\_clk (inv\_imu\_device\_t \*s, smc\_control\_0\_accel\_lp\_clk\_sel\_t clk\_sel)

Select which clock to use when in Low Power mode.

const char \* inv\_imu\_get\_version (void)

Return driver version x.y.z-suffix as a char array.

# 6.2.1 Detailed Description

Basic API to drive the device.

## 6.2.2 Macro Definition Documentation

# 6.2.2.1 FORMAT\_16\_BITS\_DATA

Macro to convert 2 bytes in 1 half-word depending on IMU endianness.

# 6.2.3 Function Documentation

# 6.2.3.1 inv\_imu\_flush\_fifo()

Flush FIFO content.

#### **Parameters**

```
in s Pointer to device.
```

## Returns

# 6.2.3.2 inv\_imu\_get\_config\_int()

Retrieve interrupts configuration.

### **Parameters**

in	s	Pointer to device.
in	num	Interrupt number
out	it	State of each interrupt

#### Returns

0 on success, negative value on error.

# 6.2.3.3 inv\_imu\_get\_endianness()

Read the UI endianness and set the inv\_device endianness field.

## **Parameters**

in s	Pointer to device.
------	--------------------

## Returns

0 on success, negative value on error.

# 6.2.3.4 inv\_imu\_get\_fifo\_config()

Gets the current FIFO configuration.

## Parameters

in	S	Pointer to device.
in	fifo_config	Structure containing the FIFO configuration.

6.2 Basic Driver 45

### Returns

0 on success, negative value on error.

# 6.2.3.5 inv\_imu\_get\_fifo\_frame()

Get one frame of FIFO data.

## **Parameters**

in	S	Pointer to device.	
out	out data Accel, gyro and temperature data from the top frame on the FI		]

### Returns

0 on success, negative value on error.

# 6.2.3.6 inv\_imu\_get\_frame\_count()

Get FIFO frame count.

### **Parameters**

in	s	Pointer to device.
out	frame_count	The number of frames in the FIFO.

### Returns

0 on success, negative value on error.

# 6.2.3.7 inv\_imu\_get\_int\_status()

```
const inv_imu_int_num_t num,
inv_imu_int_state_t * it )
```

Read interrupt 1 status.

6.2 Basic Driver 47

### **Parameters**

in	s Pointer to device.		
in	num	Interrupt number	
out	it	Status of each interrupt.	

## Returns

0 on success, negative value on error.

## 6.2.3.8 inv\_imu\_get\_register\_data()

Get current sensor data from the registers.

### **Parameters**

in	s	Pointer to device.
out	data	Current accel, gyro and temperature data from the registers.

### Returns

0 on success, negative value on error.

# 6.2.3.9 inv\_imu\_get\_version()

Return driver version x.y.z-suffix as a char array.

### Returns

Driver version as char array "x.y.z-suffix"

# 6.2.3.10 inv\_imu\_get\_who\_am\_i()

return WHOAMI value

#### **Parameters**

in	S	Pointer to device.
out	who_⇔	WHOAMI for device
	am_i	

## Returns

0 on success, negative value on error

## 6.2.3.11 inv\_imu\_select\_accel\_lp\_clk()

Select which clock to use when in Low Power mode.

Use  $SMC\_CONTROL\_0\_ACCEL\_LP\_CLK\_RCOSC$  for Low Power (LP) mode. Use  $SMC\_CONTROL\_0\_ \leftrightarrow ACCEL\_LP\_CLK\_WUOSC$  for Ultra Low Power (ULP) mode.

### Note

In ULP mode, sensor registers are not available and the host must retrieve data from the FIFO.

## **Parameters**

in	s	Pointer to device.
in	clk_sel	Selected clock.

#### Returns

0 on success, negative value on error.

## 6.2.3.12 inv\_imu\_set\_accel\_frequency()

Configure accel Output Data Rate.

#### **Parameters**

in	S	Pointer to device.
in	frequency	The requested frequency.

6.2 Basic Driver 49

### Returns

0 on success, negative value on error.

## 6.2.3.13 inv\_imu\_set\_accel\_fsr()

Set accel full scale range.

### **Parameters**

in	S	Pointer to device.
in	accel_fsr	Requested full scale range.

# Returns

0 on success, negative value on error.

## 6.2.3.14 inv\_imu\_set\_accel\_ln\_bw()

Set accel Low-Noise bandwidth value.

#### **Parameters**

in	s	Pointer to device.
in	acc_bw	Requested bandwidth value

## Returns

0 on success, negative value on error.

## 6.2.3.15 inv\_imu\_set\_accel\_lp\_avg()

Set accel Low-Power averaging value.

## **Parameters**

in	s	Pointer to device.
in	acc_avg	Requested averaging value

## Returns

0 on success, negative value on error.

# 6.2.3.16 inv\_imu\_set\_accel\_mode()

Configure accel mode.

## **Parameters**

in	s	Pointer to transport structure.
in	accel_mode	The requested mode.

# Returns

0 on success, negative value on error.

# 6.2.3.17 inv\_imu\_set\_config\_int()

Configure interrupts source.

## **Parameters**

in	s	Pointer to device.
in	num	Interrupt number
in	it	State of each interrupt

## Returns

6.2 Basic Driver 51

## 6.2.3.18 inv\_imu\_set\_fifo\_config()

Configures the FIFO to the specified state.

### **Parameters**

in	S	Pointer to device.
in	fifo_config	Structure containing the FIFO configuration.

#### Returns

0 on success, negative value on error.

# 6.2.3.19 inv\_imu\_set\_gyro\_frequency()

Configure gyro Output Data Rate.

## Parameters

in	S	Pointer to device.
in	frequency	The requested frequency.

# Returns

0 on success, negative value on error.

# 6.2.3.20 inv\_imu\_set\_gyro\_fsr()

Set gyro full scale range.

### **Parameters**

in	s	Pointer to device.
in	gyro_fsr	Requested full scale range.

## Returns

0 on success, negative value on error.

# 6.2.3.21 inv\_imu\_set\_gyro\_ln\_bw()

Set gyro Low-Noise bandwidth value.

### **Parameters**

in	s	Pointer to device.
in	gyr_bw	Requested bandwidth value

# Returns

0 on success, negative value on error.

## 6.2.3.22 inv\_imu\_set\_gyro\_lp\_avg()

```
int inv_imu_set_gyro_lp_avg ( inv\_imu\_device\_t * s, \\ ipreg\_sys1\_reg\_170\_gyro\_lp\_avg\_sel\_t \ gyr\_avg )
```

Set gyro Low-Power averaging value.

## **Parameters**

in	s	Pointer to device.
in	gyr_avg	Requested averaging value

#### Returns

6.2 Basic Driver 53

## 6.2.3.23 inv\_imu\_set\_gyro\_mode()

Configure gyro mode.

## **Parameters**

in	s	Pointer to transport structure.
in	gyro_mode	The requested mode.

### Returns

0 on success, negative value on error.

# 6.2.3.24 inv\_imu\_set\_pin\_config\_int()

Configure pin behavior.

## **Parameters**

in	s	Pointer to device.	
in	num	Interrupt number	
in	conf	Structure with the requested configuration.	

## Returns

0 on success, negative value on error.

## 6.2.3.25 inv\_imu\_sleep\_us()

Sleep function.

## **Parameters**

in	s	Pointer to device.
in	us	Time to sleep in microseconds.

## 6.2.3.26 inv\_imu\_soft\_reset()

Performs a soft reset of the device.

### **Parameters**

_			
	in	s	Pointer to device.

## Returns

0 on success, negative value on error.

# 6.3 Driver Advanced

High-level API for advanced functionalities.

# **Files**

• file inv\_imu\_driver\_advanced.h

## Classes

- struct inv\_imu\_sensor\_event\_t
  - Sensor event structure definition.
- struct inv\_imu\_adv\_var\_t

Definition of extended variables.

• struct inv\_imu\_adv\_fifo\_config\_t

FIFO configuration structure.

## **Macros**

 #define FIFO\_MIRRORING\_SIZE 16 \* 258 /\* packet size \* max\_count = 4kB \*/ Maximum buffer size mirrored from FIFO. 6.3 Driver Advanced 55

### **Enumerations**

```
• enum inv imu sensor id t{
 INV_SENSOR_ACCEL, INV_SENSOR_GYRO, INV_SENSOR_FSYNC_EVENT, INV_SENSOR_TEMPERATURE
 INV_SENSOR_EDMP_PEDOMETER_EVENT, INV_SENSOR_EDMP_PEDOMETER_COUNT, INV_SENSOR_EDMP_TILT
 , INV SENSOR EDMP FF.
 INV_SENSOR_EDMP_LOWG, INV_SENSOR_EDMP_HIGHG, INV_SENSOR_EDMP_SMD, INV_SENSOR_EDMP_TAP
 INV SENSOR EDMP R2W WAKE , INV SENSOR EDMP R2W SLEEP . INV SENSOR ES0 ,
 INV SENSOR ES1.
 INV_SENSOR_MAX }
```

### **Functions**

```
Sensor identifier enumeration.
int inv_imu_adv_init (inv_imu_device_t *s)
     Initializes device.
int inv_imu_adv_device_reset (inv_imu_device_t *s)
     Performs a soft reset of the device.
int inv_imu_adv_enable_accel_lp (inv_imu_device_t *s)
     Enable accel in low power mode.
int inv_imu_adv_enable_accel_ln (inv_imu_device_t *s)
     Enable accel in low noise mode.
int inv_imu_adv_disable_accel (inv_imu_device_t *s)
     Disable accel.

    int inv_imu_adv_enable_gyro_ln (inv_imu_device_t *s)

     Enable gyro in low noise mode.
int inv_imu_adv_enable_gyro_lp (inv_imu_device_t *s)
     Enable gyro in low power mode.
int inv_imu_adv_disable_gyro (inv_imu_device_t *s)
     Disable gyro.
• int inv_imu_adv_get_data_from_registers (inv_imu_device_t *s)
     Read all registers containing data (temperature, accelerometer and gyroscope).
int inv_imu_adv_reset_fifo (inv_imu_device_t *s)
     reset IMU fifo

    int inv imu_adv_get_fifo_config (inv_imu_device_t *s, inv_imu_adv_fifo_config_t *conf)

     Retrieve FIFO configuration.

    int inv_imu_adv_set_fifo_config (inv_imu_device_t *s, const inv_imu_adv_fifo_config_t *conf)

     Set FIFO configuration.
• int inv imu adv get data from fifo (inv imu device t *s, uint8 t fifo data[FIFO MIRRORING SIZE],
  uint16 t *fifo count)
     Read all available packets from the FIFO.

    int inv_imu_adv_parse_fifo_data (inv_imu_device_t *s, const uint8_t fifo_data[FIFO_MIRRORING_SIZE],

  const uint16 t fifo count)
     Parse packets from FIFO buffer.

    uint32_t inv_imu_adv_convert_odr_bitfield_to_us (uint32_t odr_bitfield)
```

Converts accel\_config0\_accel\_odr\_t or gyro\_config0\_gyro\_odr\_t enums to period expressed in us.

int inv\_imu\_adv\_get\_accel\_fsr (inv\_imu\_device\_t \*s, accel\_config0\_accel\_ui\_fs\_sel\_t \*accel\_fsr)

Access accel full scale range.

int inv\_imu\_adv\_get\_gyro\_fsr (inv\_imu\_device\_t \*s, gyro\_config0\_gyro\_ui\_fs\_sel\_t \*gyro\_fsr)

Access gyro full scale range.

int inv\_imu\_adv\_set\_timestamp\_resolution (inv\_imu\_device\_t \*s, const tmst\_wom\_config\_tmst\_resol\_t timestamp\_resol)

Set timestamp resolution.

uint32 t inv imu adv get timestamp resolution us (inv imu device t \*s)

Get timestamp resolution.

int inv\_imu\_adv\_configure\_wom (inv\_imu\_device\_t \*s, const uint8\_t wom\_x\_th, const uint8\_t wom\_y\_
 th, const uint8\_t wom\_z\_th, tmst\_wom\_config\_wom\_int\_mode\_t wom\_int, tmst\_wom\_config\_wom\_int\_dur\_t
 wom\_dur)

Enable Wake On Motion.

int inv\_imu\_adv\_enable\_wom (inv\_imu\_device\_t \*s)

Enable Wake On Motion.

int inv\_imu\_adv\_disable\_wom (inv\_imu\_device\_t \*s)

Disable Wake On Motion.

• int inv\_imu\_adv\_set\_endianness (inv\_imu\_device\_t \*s, sreg\_ctrl\_sreg\_data\_endian\_sel\_t endianness)

Set the UI endianness and set the inv\_device endianness field.

• int inv\_imu\_adv\_power\_up\_sram (inv\_imu\_device\_t \*s)

Power-up the SRAM.

int inv\_imu\_adv\_power\_down\_sram (inv\_imu\_device\_t \*s)

Power-down the SRAM.

## 6.3.1 Detailed Description

High-level API for advanced functionalities.

### 6.3.2 Macro Definition Documentation

# 6.3.2.1 FIFO\_MIRRORING\_SIZE

```
\#define FIFO_MIRRORING_SIZE 16 * 258 /* packet size * max_count = 4kB */
```

Maximum buffer size mirrored from FIFO.

# 6.3.3 Enumeration Type Documentation

# 6.3.3.1 inv\_imu\_sensor\_id\_t

```
enum inv_imu_sensor_id_t
```

Sensor identifier enumeration.

6.3 Driver Advanced 57

## Enumerator

INV_SENSOR_ACCEL	
INV_SENSOR_GYRO	
INV_SENSOR_FSYNC_EVENT	
INV_SENSOR_TEMPERATURE	
INV_SENSOR_EDMP_PEDOMETER_EVENT	
INV_SENSOR_EDMP_PEDOMETER_COUNT	
INV_SENSOR_EDMP_TILT	
INV_SENSOR_EDMP_FF	
INV_SENSOR_EDMP_LOWG	
INV_SENSOR_EDMP_HIGHG	
INV_SENSOR_EDMP_SMD	
INV_SENSOR_EDMP_TAP	
INV_SENSOR_EDMP_R2W_WAKE	
INV_SENSOR_EDMP_R2W_SLEEP	
INV_SENSOR_ES0	
INV_SENSOR_ES1	
INV_SENSOR_MAX	

# 6.3.4 Function Documentation

# 6.3.4.1 inv\_imu\_adv\_configure\_wom()

Enable Wake On Motion.

# **Parameters**

in	s	Pointer to device.
in	wom_x⊷ _th	Threshold for X axis with 1g/256 resolution (wom_x_th = mg * 256 / 1000).
in	wom_y⊷ _th	Threshold for Y axis with 1g/256 resolution (wom_y_th = mg * 256 / 1000).
in	wom_z⊷ _th	Threshold for Z axis with 1g/256 resolution (wom_z_th = mg * 256 / 1000).
in	wom_int	Mode used to generate interrupt (AND/OR).
in	wom_dur	Number of overthreshold events to wait before generating interrupt.

### Returns

0 on success, negative value on error.

# 6.3.4.2 inv\_imu\_adv\_convert\_odr\_bitfield\_to\_us()

Converts accel config0 accel odr t or gyro config0 gyro odr t enums to period expressed in us.

### **Parameters**

	in	odr_bitfield	An accel_config0_accel_odr_t or gyro_config0_gyro_odr_t enum	
--	----	--------------	--------------------------------------------------------------	--

# Returns

The corresponding period expressed in us

# 6.3.4.3 inv\_imu\_adv\_device\_reset()

Performs a soft reset of the device.

### **Parameters**

in	s	Pointer to device.

### Returns

0 on success, negative value on error.

## 6.3.4.4 inv\_imu\_adv\_disable\_accel()

Disable accel.

6.3 Driver Advanced 59

### **Parameters**

in $ s $ Pointer to device.
-----------------------------

### Returns

0 on success, negative value on error.

# 6.3.4.5 inv\_imu\_adv\_disable\_gyro()

Disable gyro.

### **Parameters**

in s Poir	nter to device.
-----------	-----------------

#### Returns

0 on success, negative value on error.

# 6.3.4.6 inv\_imu\_adv\_disable\_wom()

Disable Wake On Motion.

note: Fifo water-mark interrupt is re-enabled when WoM is disabled.

# **Parameters**

in s	Pointer to device.
------	--------------------

# Returns

# 6.3.4.7 inv\_imu\_adv\_enable\_accel\_ln()

Enable accel in low noise mode.

### **Parameters**

in s Pointer to device.
-------------------------

## Returns

0 on success, negative value on error.

## 6.3.4.8 inv\_imu\_adv\_enable\_accel\_lp()

Enable accel in low power mode.

## **Parameters**

in $\boldsymbol{s}$	Pointer to device.
---------------------	--------------------

### Returns

0 on success, negative value on error.

# 6.3.4.9 inv\_imu\_adv\_enable\_gyro\_ln()

Enable gyro in low noise mode.

## **Parameters**

in	s	Pointer to device.

#### Returns

6.3 Driver Advanced 61

## 6.3.4.10 inv\_imu\_adv\_enable\_gyro\_lp()

Enable gyro in low power mode.

#### **Parameters**

in s	Pointer to device.
------	--------------------

## Returns

0 on success, negative value on error.

## 6.3.4.11 inv\_imu\_adv\_enable\_wom()

Enable Wake On Motion.

note: WoM requests to have the accelerometer enabled to work. As a consequence Fifo water-mark interrupt is disabled to only trigger WoM interrupts. To have good performance, it's recommended to set accelerometer ODR (Output Data Rate) to 20ms and the accelerometer in Low Power Mode.

# Parameters

in	s	Pointer to device.

# Returns

0 on success, negative value on error.

## 6.3.4.12 inv\_imu\_adv\_get\_accel\_fsr()

Access accel full scale range.

### **Parameters**

in	s	Pointer to device.
out	accel_fsr	Current full scale range.

## Returns

0 on success, negative value on error.

## 6.3.4.13 inv\_imu\_adv\_get\_data\_from\_fifo()

Read all available packets from the FIFO.

#### **Parameters**

in	S	Pointer to device.
out	fifo_data	Pointer to FIFO data buffer.
out	fifo_count	Number of packet read in FIFO.

### Returns

0 on success, negative value on error.

# 6.3.4.14 inv\_imu\_adv\_get\_data\_from\_registers()

```
int inv_imu_adv_get_data_from_registers ( inv\_imu\_device\_t \, * \, s \, \, )
```

Read all registers containing data (temperature, accelerometer and gyroscope).

It will then call  $sensor\_event\_cb$  function provided in the  $inv\_imu\_device\_t$  for each packet.

## **Parameters**

in	s	Pointer to device.

### Returns

6.3 Driver Advanced 63

## 6.3.4.15 inv\_imu\_adv\_get\_fifo\_config()

Retrieve FIFO configuration.

#### **Parameters**

in	s	Pointer to device.
in	conf	Structure that will be filled with current configuration.

### Returns

0 on success, negative value on error.

# 6.3.4.16 inv\_imu\_adv\_get\_gyro\_fsr()

Access gyro full scale range.

## Parameters

in	s	Pointer to device.
out	gyro_fsr	Current full scale range.

### Returns

0 on success, negative value on error.

# 6.3.4.17 inv\_imu\_adv\_get\_timestamp\_resolution\_us()

```
uint32_t inv_imu_adv_get_timestamp_resolution_us ( inv\_imu\_device\_t \, * \, s \, )
```

Get timestamp resolution.

### **Parameters**

in s Pointer to device	<del>)</del> .
------------------------	----------------

### Returns

Timestamp resolution in us, negative value on error

# 6.3.4.18 inv\_imu\_adv\_init()

Initializes device.

### **Parameters**

in s	Pointer to device.
------	--------------------

## Returns

0 on success, negative value on error.

# 6.3.4.19 inv\_imu\_adv\_parse\_fifo\_data()

Parse packets from FIFO buffer.

For each packet function builds a sensor event containing packet data and validity information. Then it calls sensor event\_cb funtion passed in parameter of inv\_imu\_init function for each packet.

### **Parameters**

in	s	Pointer to device.
in	fifo_data	Pointer to FIFO data buffer.
in	fifo_count	Number of packet read in FIFO.

## Returns

6.3 Driver Advanced 65

# 6.3.4.20 inv\_imu\_adv\_power\_down\_sram()

Power-down the SRAM.

# **Parameters**

in s Pointer to device
------------------------

## Returns

0 on success, negative value on error.

# 6.3.4.21 inv\_imu\_adv\_power\_up\_sram()

Power-up the SRAM.

### **Parameters**

in s	Pointer to device.
------	--------------------

# Returns

0 on success, negative value on error.

# 6.3.4.22 inv\_imu\_adv\_reset\_fifo()

reset IMU fifo

### **Parameters**

in	s	Pointer to device.

## Returns

# 6.3.4.23 inv\_imu\_adv\_set\_endianness()

Set the UI endianness and set the inv\_device endianness field.

### **Parameters**

in	s	Pointer to device.
in	endianness	Requested endianness value.

### Returns

0 on success, negative value on error.

# 6.3.4.24 inv\_imu\_adv\_set\_fifo\_config()

Set FIFO configuration.

### **Parameters**

in	s	Pointer to device.	
in	conf	Structure containing the requested configuration.	

## Returns

0 on success, negative value on error.

# 6.3.4.25 inv\_imu\_adv\_set\_timestamp\_resolution()

Set timestamp resolution.

## Parameters

in	s	Pointer to device.
in	timestamp_resol	Requested timestamp resolution

6.4 EDMP 67

Returns

0 on success, negative value on error.

### **6.4 EDMP**

API to drive eDMP features.

### **Files**

• file inv\_imu\_edmp.h

#### Classes

```
    struct inv_imu_edmp_int_state_t
```

APEX interrupts definition.

struct int\_apex\_statusx\_t

Registers to retrieve interrupts status for APEX.

struct int\_apex\_configx\_t

Registers to configure interrupts for APEX.

struct edmp\_apex\_enx\_t

Registers to enable APEX features.

· struct inv imu edmp apex parameters t

IMU APEX inputs parameters definition.

struct inv\_imu\_edmp\_pedometer\_data\_t

Pedometer outputs.

struct inv\_imu\_edmp\_tap\_data\_t

Tap outputs.

### **Macros**

• #define INV\_IMU\_WRITE\_EDMP\_SRAM(s, name, val) inv\_imu\_write\_sram(s, (uint32\_t)name, name##\_← SIZE, val)

Writes in EDMP SRAM.

#define INV\_IMU\_READ\_EDMP\_SRAM(s, name, val) inv\_imu\_read\_sram(s, (uint32\_t)name, name##\_
 SIZE, val)

Reads in EDMP SRAM.

#### **Enumerations**

- enum inv\_imu\_edmp\_int\_t { INV\_IMU\_EDMP\_INT0 = 0 , INV\_IMU\_EDMP\_INT1 , INV\_IMU\_EDMP\_INT2 } EDMP input interrupt lines definition.
- enum inv\_imu\_edmp\_activity\_class\_t { INV\_IMU\_EDMP\_UNKNOWN = 0 , INV\_IMU\_EDMP\_WALK = 1 , INV\_IMU\_EDMP\_RUN = 2 }

Pedometer activity class.

enum inv\_imu\_edmp\_tap\_num\_t { INV\_IMU\_EDMP\_TAP\_DOUBLE = 0x02 , INV\_IMU\_EDMP\_TAP\_SINGLE = 0x01 }

Tap number definition.

enum inv\_imu\_edmp\_tap\_axis\_t { INV\_IMU\_EDMP\_TAP\_AXIS\_Z = 0x02 , INV\_IMU\_EDMP\_TAP\_AXIS\_Y = 0x01 , INV\_IMU\_EDMP\_TAP\_AXIS\_X = 0x00 }

Tap axis definition.

enum inv\_imu\_edmp\_tap\_dir\_t { INV\_IMU\_EDMP\_TAP\_DIR\_POSITIVE = 0x01 , INV\_IMU\_EDMP\_TAP\_DIR\_NEGATIVE = 0x00 }

Tap direction definition.

### **Functions**

```
    int inv_imu_edmp_set_frequency (inv_imu_device_t *s, const dmp_ext_sen_odr_cfg_apex_odr_t frequency)

     Configure EDMP Output Data Rate.
int inv_imu_edmp_init_apex (inv_imu_device_t *s)
     Initialize EDMP APEX algorithms.
int inv_imu_edmp_recompute_apex_decimation (inv_imu_device_t *s)
     Recompute EDMP APEX algorithms internal decimator based on new EDMP output Data Rate configured with inventors and inventors are configured with inventors.
     _imu_edmp_set_frequency.
• int inv_imu_edmp_get_apex_parameters (inv_imu_device_t *s, inv_imu_edmp_apex_parameters t *p)
     Returns current EDMP parameters for APEX algorithms.

    int inv_imu_edmp_set_apex_parameters (inv_imu_device_t *s, const inv_imu_edmp_apex_parameters_t *p)

     Configures EDMP parameters for APEX algorithms.

    int inv_imu_edmp_get_config_int_apex (inv_imu_device_t *s, inv_imu_edmp_int_state_t *it)

     Retrieve interrupts configuration.

    int inv_imu_edmp_set_config_int_apex (inv_imu_device_t *s, const inv_imu_edmp_int_state_t *it)

     Configure APEX interrupt.

    int inv_imu_edmp_enable (inv_imu_device_t *s)

     Enable EDMP.

    int inv_imu_edmp_disable (inv_imu_device_t *s)

     Disable EDMP.
int inv_imu_edmp_enable_pedometer (inv_imu_device_t *s)
     Enable APEX algorithm Pedometer.

    int inv imu edmp disable pedometer (inv imu device t *s)

     Disable APEX algorithm Pedometer.
int inv_imu_edmp_enable_smd (inv_imu_device_t *s)
     Enable APEX algorithm Significant Motion Detection.

    int inv imu edmp disable smd (inv imu device t *s)

     Disable APEX algorithm Significant Motion Detection.

    int inv_imu_edmp_enable_tilt (inv_imu_device_t *s)

     Enable APEX algorithm Tilt.

    int inv_imu_edmp_disable_tilt (inv_imu_device_t *s)

     Disable APEX algorithm Tilt.
int inv_imu_edmp_enable_r2w (inv_imu_device_t *s)
     Enable APEX algorithm R2W.
int inv_imu_edmp_disable_r2w (inv_imu_device_t *s)
     Disable APEX algorithm R2W.
int inv_imu_edmp_enable_tap (inv_imu_device_t *s)
     Enable APEX algorithm Tap.
int inv_imu_edmp_disable_tap (inv_imu_device_t *s)
     Disable APEX algorithm Tap.
int inv_imu_edmp_enable_ff (inv_imu_device_t *s)
     Enable APEX algorithm Free Fall.
int inv_imu_edmp_disable_ff (inv_imu_device_t *s)
     Disable APEX algorithm Free Fall.
• int inv imu edmp get int apex status (inv imu device t *s, inv imu edmp int state t *it)
     Read APEX interrupt status.

    int inv imu edmp get pedometer data (inv imu device t *s, inv imu edmp pedometer data t *data)

     Retrieve pedometer outputs.

    int inv imu edmp get ff data (inv imu device t *s, uint16 t *freefall duration)

     Retrieve APEX free fall outputs and format them.
```

6.4 EDMP 69

- int inv\_imu\_edmp\_get\_tap\_data (inv\_imu\_device\_t \*s, inv\_imu\_edmp\_tap\_data\_t \*data)

  \*\*Retrieve tap outputs.
- int inv\_imu\_edmp\_mask\_int\_src (inv\_imu\_device\_t \*s, inv\_imu\_edmp\_int\_t edmp\_int\_nb, uint8\_t int\_mask)

  Mask requested interrupt sources for edmp interrupt line passed in parameter.
- int inv\_imu\_edmp\_unmask\_int\_src (inv\_imu\_device\_t \*s, inv\_imu\_edmp\_int\_t edmp\_int\_nb, uint8\_t int\_
   mask)

Unmask requested interrupt sources for edmp interrupt line passed in parameter.

int inv\_imu\_edmp\_configure (inv\_imu\_device\_t \*s)

Setup EDMP to execute code in ROM.

• int inv\_imu\_edmp\_run\_ondemand (inv\_imu\_device\_t \*s, inv\_imu\_edmp\_int\_t edmp\_int\_nb)

Run EDMP using the on-demand mechanism.

int inv\_imu\_edmp\_wait\_for\_idle (inv\_imu\_device\_t \*s)

Wait until EDMP idle bit is set (means EDMP execution is completed).

### 6.4.1 Detailed Description

API to drive eDMP features.

#### 6.4.2 Macro Definition Documentation

#### 6.4.2.1 INV IMU READ EDMP SRAM

#### Reads in EDMP SRAM.

#### **Parameters**

in	s	Pointer to device.
in	name	Name of the parameter.
in	val	Value to be read.

#### Returns

0 on success, negative value on error.

### 6.4.2.2 INV\_IMU\_WRITE\_EDMP\_SRAM

```
name,
val ) inv_imu_write_sram(s, (uint32_t)name, name##_SIZE, val)
```

Writes in EDMP SRAM.

#### **Parameters**

in	s	Pointer to device.
in	name	Name of the parameter.
in	val	Value to be written.

#### Returns

0 on success, negative value on error.

### 6.4.3 Enumeration Type Documentation

### 6.4.3.1 inv\_imu\_edmp\_activity\_class\_t

enum inv\_imu\_edmp\_activity\_class\_t

Pedometer activity class.

#### Enumerator

INV_IMU_EDMP_UNKNOWN	
INV_IMU_EDMP_WALK	
INV_IMU_EDMP_RUN	

### 6.4.3.2 inv\_imu\_edmp\_int\_t

enum inv\_imu\_edmp\_int\_t

EDMP input interrupt lines definition.

### Enumerator

INV IMU EDMP INTO	
INV_IMU_EDMP_INT1	
INV_IMU_EDMP_INT2	

6.4 EDMP 71

### 6.4.3.3 inv\_imu\_edmp\_tap\_axis\_t

enum inv\_imu\_edmp\_tap\_axis\_t

Tap axis definition.

#### Enumerator

INV_IMU_EDMP_TAP_AXIS↔	
_Z	
INV_IMU_EDMP_TAP_AXIS↔	
_Y	
INV_IMU_EDMP_TAP_AXIS↔	
_X	

### 6.4.3.4 inv\_imu\_edmp\_tap\_dir\_t

enum inv\_imu\_edmp\_tap\_dir\_t

Tap direction definition.

### Enumerator

INV_IMU_EDMP_TAP_DIR_POSITIVE	
INV_IMU_EDMP_TAP_DIR_NEGATIVE	

### 6.4.3.5 inv\_imu\_edmp\_tap\_num\_t

 $\verb"enum" inv_imu_edmp_tap_num_t"$ 

Tap number definition.

### Enumerator

INV_IMU_EDMP_TAP_DOUBLE	
INV_IMU_EDMP_TAP_SINGLE	

### 6.4.4 Function Documentation

### 6.4.4.1 inv\_imu\_edmp\_configure()

```
int inv_imu_edmp_configure (  \label{eq:inv_imu_device_t * s } )
```

Setup EDMP to execute code in ROM.

#### **Parameters**

in	s	Pointer to device.
----	---	--------------------

#### Returns

0 on success, negative value on error.

### 6.4.4.2 inv\_imu\_edmp\_disable()

Disable EDMP.

#### **Parameters**

in $oldsymbol{s}$	Pointer to device.
-------------------	--------------------

#### Returns

0 on success, negative value on error.

### 6.4.4.3 inv\_imu\_edmp\_disable\_ff()

Disable APEX algorithm Free Fall.

### **Parameters**

in	s	Pointer to device.

#### Returns

0 on success, negative value on error.

6.4 EDMP 73

### 6.4.4.4 inv\_imu\_edmp\_disable\_pedometer()

Disable APEX algorithm Pedometer.

#### **Parameters**

in	s	Pointer to device.

### Returns

0 on success, negative value on error.

### 6.4.4.5 inv\_imu\_edmp\_disable\_r2w()

Disable APEX algorithm R2W.

### Parameters

in	s	Pointer to device.

#### Returns

0 on success, negative value on error.

### 6.4.4.6 inv\_imu\_edmp\_disable\_smd()

```
int inv_imu_edmp_disable_smd (  \label{eq:inv_imu_device_t * s } )
```

Disable APEX algorithm Significant Motion Detection.

#### **Parameters**

in	s	Pointer to device.

#### Returns

0 on success, negative value on error.

### 6.4.4.7 inv\_imu\_edmp\_disable\_tap()

Disable APEX algorithm Tap.

#### **Parameters**

in $oldsymbol{s}$	Pointer to device.
-------------------	--------------------

#### Returns

0 on success, negative value on error.

### 6.4.4.8 inv\_imu\_edmp\_disable\_tilt()

Disable APEX algorithm Tilt.

#### **Parameters**

```
in s Pointer to device.
```

#### Returns

0 on success, negative value on error.

### 6.4.4.9 inv\_imu\_edmp\_enable()

Enable EDMP.

6.4 EDMP 75

#### **Parameters**

in <i>s</i>	Pointer to device.
-------------	--------------------

#### Returns

0 on success, negative value on error.

### 6.4.4.10 inv\_imu\_edmp\_enable\_ff()

```
int inv_imu_edmp_enable_ff (  \label{eq:inv_imu_device_t * s } )
```

Enable APEX algorithm Free Fall.

#### **Parameters**

in	s	Pointer to device.
----	---	--------------------

#### Returns

0 on success INV\_IMU\_ERROR\_EDMP\_ODR if user should have called inv\_imu\_edmp\_recompute\_apex\_decimation other negative value on error.

### 6.4.4.11 inv\_imu\_edmp\_enable\_pedometer()

Enable APEX algorithm Pedometer.

### **Parameters**

```
in s Pointer to device.
```

#### Returns

0 on success INV\_IMU\_ERROR\_EDMP\_ODR if user should have called  $inv_imu_edmp_recompute_apex_decimation other negative value on error.$ 

#### 6.4.4.12 inv\_imu\_edmp\_enable\_r2w()

```
int inv_imu_edmp_enable_r2w (  \label{eq:inv_imu_device_t * s } \mbox{ }
```

Enable APEX algorithm R2W.

#### **Parameters**

in	s	Pointer to device.
----	---	--------------------

#### Returns

0 on success INV\_IMU\_ERROR\_EDMP\_ODR if user should have called inv\_imu\_edmp\_recompute\_apex\_decimation other negative value on error.

### 6.4.4.13 inv\_imu\_edmp\_enable\_smd()

Enable APEX algorithm Significant Motion Detection.

#### **Parameters**

in	s	Pointer to device.
----	---	--------------------

### Returns

0 on success INV\_IMU\_ERROR\_EDMP\_ODR if user should have called inv\_imu\_edmp\_recompute\_apex\_decimation other negative value on error.

### 6.4.4.14 inv\_imu\_edmp\_enable\_tap()

Enable APEX algorithm Tap.

#### **Parameters**

in s	Pointer to device.
------	--------------------

6.4 EDMP 77

#### Returns

0 on success INV\_IMU\_ERROR\_EDMP\_ODR if user should have called inv\_imu\_edmp\_recompute\_apex\_decimation other negative value on error.

#### 6.4.4.15 inv\_imu\_edmp\_enable\_tilt()

```
int inv_imu_edmp_enable_tilt (  \label{eq:inv_imu_device_t * s } \mbox{inv\_imu_device_t * s } \mbox{)}
```

Enable APEX algorithm Tilt.

#### **Parameters**

in s Pointer to	device.
-----------------	---------

#### Returns

0 on success INV\_IMU\_ERROR\_EDMP\_ODR if user should have called inv\_imu\_edmp\_recompute\_apex\_decimation other negative value on error.

### 6.4.4.16 inv\_imu\_edmp\_get\_apex\_parameters()

Returns current EDMP parameters for APEX algorithms.

#### **Parameters**

in	s	Pointer to device.
out	р	The current parameters read from registers.

#### Returns

0 on success, negative value on error.

### 6.4.4.17 inv\_imu\_edmp\_get\_config\_int\_apex()

Retrieve interrupts configuration.

#### **Parameters**

in	s	Pointer to device.
out	it	Configuration of each APEX interrupt.

#### Returns

0 on success, negative value on error.

### 6.4.4.18 inv\_imu\_edmp\_get\_ff\_data()

Retrieve APEX free fall outputs and format them.

#### **Parameters**

in	s	Pointer to device.
out	freefall_duration	Duration in number of sample.

### Returns

0 on success, negative value on error.

#### 6.4.4.19 inv\_imu\_edmp\_get\_int\_apex\_status()

Read APEX interrupt status.

#### **Parameters**

in	s	Pointer to device.
out	it	Status of each APEX interrupt.

#### Returns

0 on success, negative value on error.

6.4 EDMP 79

#### 6.4.4.20 inv\_imu\_edmp\_get\_pedometer\_data()

Retrieve pedometer outputs.

#### **Parameters**

in	s	Pointer to device.	
out <i>data</i>		Pedometer step count and activity data value.	

#### Returns

0 on success, negative value on error.

#### **Return values**

```
INV_IMU_ERROR_EDMP_BUF_EMPTY if step count buffer is empty.
```

### 6.4.4.21 inv\_imu\_edmp\_get\_tap\_data()

Retrieve tap outputs.

#### **Parameters**

in	s	Pointer to device.
out	data	Tap number and direction.

#### Returns

0 on success, negative value on error.

#### 6.4.4.22 inv\_imu\_edmp\_init\_apex()

Initialize EDMP APEX algorithms.

This function should be called before calling any other function (except for inv\_imu\_edmp\_set\_frequency).

#### Warning

This function will power-up the SRAM. For power consumption consideration, you can manually call inv\_\iff imu\_adv\_power\_down\_sram if you don't need to preserve SRAM content.

This function will reset all interrupt masks previously set with inv\_imu\_edmp\_unmask\_int\_src and exit with EDMP\_INT\_SRC\_ACCEL\_DRDY\_MASK unmasked on INV\_IMU\_EDMP\_INT0.

#### **Parameters**

in s	Pointer to device.
------	--------------------

#### Returns

0 on success, negative value on error or if EDMP is enabled.

#### 6.4.4.23 inv\_imu\_edmp\_mask\_int\_src()

Mask requested interrupt sources for edmp interrupt line passed in parameter.

#### **Parameters**

	in <b>s</b>		Pointer to device.	
	in	edmp_int_nb	EDMP input interrupt line number that should be configured.	
in int_mask Interrup		int_mask	Interrupt sources to mask.	

#### Returns

0 on success, negative value on error.

### 6.4.4.24 inv\_imu\_edmp\_recompute\_apex\_decimation()

Recompute EDMP APEX algorithms internal decimator based on new EDMP output Data Rate configured with inv\_imu\_edmp\_set\_frequency.

### Warning

It is up to application level to save/restore previously configured APEX parameters, if any, with  $inv\_imu\_{\leftarrow}$  edmp\_set\_apex\_parameters.

EDMP must be disabled before calling this function.

This function will reset all interrupt masks previously set with inv\_imu\_edmp\_unmask\_int\_src and exit with EDMP\_INT\_SRC\_ACCEL\_DRDY\_MASK unmasked on INV\_IMU\_EDMP\_INTO.

6.4 EDMP 81

#### **Parameters**

in s Pointer to device.
-------------------------

#### Returns

0 on success, negative value on error or if EDMP is enabled.

### 6.4.4.25 inv\_imu\_edmp\_run\_ondemand()

Run EDMP using the on-demand mechanism.

#### **Parameters**

in	S	Pointer to device.
in	edmp_int_nb	EDMP input interrupt line.

#### Returns

0 on success, negative value on error.

#### 6.4.4.26 inv\_imu\_edmp\_set\_apex\_parameters()

Configures EDMP parameters for APEX algorithms.

### Warning

This function should be called only when all EDMP algorithms are disabled.

#### **Parameters**

in	s	Pointer to device.	
in	р	The requested input parameters.	

#### Returns

0 on success, negative value on error.

### 6.4.4.27 inv\_imu\_edmp\_set\_config\_int\_apex()

### Configure APEX interrupt.

#### **Parameters**

in	s	s Pointer to device.	
in	it	State of each APEX interrupt to configure.	

#### Returns

0 on success, negative value on error.

#### 6.4.4.28 inv\_imu\_edmp\_set\_frequency()

Configure EDMP Output Data Rate.

### Warning

Accel frequency must be higher or equal to EDMP frequency.

If inv\_imu\_edmp\_init\_apex() was already called, application should call inv\_imu\_edmp\_recompute\_apex\_decimation afterwards if APEX algorithms are to be run.

#### **Parameters**

in	s	Pointer to device.
in	frequency	The requested frequency.

### Returns

0 on success, negative value on error.

6.5 EDMP Wearable 83

### 6.4.4.29 inv\_imu\_edmp\_unmask\_int\_src()

Unmask requested interrupt sources for edmp interrupt line passed in parameter.

#### **Parameters**

	in	s	Pointer to device.	
	in	edmp_int_nb	EDMP input interrupt line number that should be configured.	
Ī	in <i>int_mask</i>		Interrupt sources to unmask.	

#### Returns

0 on success, negative value on error.

### 6.4.4.30 inv\_imu\_edmp\_wait\_for\_idle()

Wait until EDMP idle bit is set (means EDMP execution is completed).

#### **Parameters**

_			
	in	s	Pointer to device.

#### Returns

0 on success, negative value on error.

### 6.5 EDMP Wearable

High-level functions to drive eDMP Wearable features.

#### **Files**

• file inv\_imu\_edmp\_wearable.h

### **Classes**

struct inv\_imu\_edmp\_b2s\_parameters\_t
 IMU B2S parameters definition.

#### **Functions**

• int inv\_imu\_edmp\_b2s\_init (inv\_imu\_device\_t \*s)

Initialize B2S algorithm.

int inv\_imu\_edmp\_b2s\_get\_parameters (inv\_imu\_device\_t \*s, inv\_imu\_edmp\_b2s\_parameters\_t \*b2s\_
 params)

Get current B2S configuration settings.

• int inv\_imu\_edmp\_b2s\_set\_parameters (inv\_imu\_device\_t \*s, const inv\_imu\_edmp\_b2s\_parameters\_t \*b2s params)

Set new B2S configuration settings.

int inv\_imu\_edmp\_b2s\_enable (inv\_imu\_device\_t \*s)

Enable APEX algorithm B2S.

• int inv imu edmp b2s disable (inv imu device t\*s)

Disable APEX algorithm B2S.

### 6.5.1 Detailed Description

High-level functions to drive eDMP Wearable features.

#### 6.5.2 Function Documentation

#### 6.5.2.1 inv\_imu\_edmp\_b2s\_disable()

Disable APEX algorithm B2S.

### Parameters

in	s	Pointer to device.

#### Returns

0 on success, negative value on error.

#### 6.5.2.2 inv\_imu\_edmp\_b2s\_enable()

Enable APEX algorithm B2S.

6.5 EDMP Wearable 85

#### **Parameters**

in s	Pointer to device.
------	--------------------

#### Returns

0 on success, negative value on error.

### 6.5.2.3 inv\_imu\_edmp\_b2s\_get\_parameters()

Get current B2S configuration settings.

#### **Parameters**

in	s	Pointer to device.
out	b2s_params	Pointer to B2S configuration structure, which will hold current B2S configuration.

#### Returns

0 on success, negative value on error.

### 6.5.2.4 inv\_imu\_edmp\_b2s\_init()

Initialize B2S algorithm.

#### **Parameters**

in	s	Pointer to device.

#### Returns

0 on success, negative value on error.

#### 6.5.2.5 inv\_imu\_edmp\_b2s\_set\_parameters()

Set new B2S configuration settings.

#### **Parameters**

in	s	Pointer to device.
in	b2s_params	Pointer to B2S configuration structure, which contains new B2S configuration.

#### Returns

0 on success, negative value on error.

### 6.6 Self-test

API to execute self-test procedure.

#### **Files**

• file inv\_imu\_selftest.h

### **Classes**

struct inv\_imu\_selftest\_parameters\_t

Self-Test parameters.
• struct inv\_imu\_selftest\_output\_t

0-16 to at a stante

Self-test outputs.

### **Macros**

• #define INV\_IMU\_ST\_STATUS\_SUCCESS 1

Indicates test is successful.

• #define INV\_IMU\_ST\_STATUS\_FAIL -1

Indicates test is failing.

#define INV\_IMU\_ST\_STATUS\_NOT\_RUN 0

Indicates test has not run.

#### **Functions**

- int inv\_imu\_selftest\_init\_params (inv\_imu\_device\_t \*s, inv\_imu\_selftest\_parameters\_t \*st\_params)

  Provide recommended parameters to execute self-test.
- int inv\_imu\_selftest (inv\_imu\_device\_t \*s, const inv\_imu\_selftest\_parameters\_t \*st\_params, inv\_imu\_selftest\_output\_t \*st\_output)

Perform hardware self-test for Accel and/or Gyro.

6.6 Self-test 87

## 6.6.1 Detailed Description

API to execute self-test procedure.

### 6.6.2 Macro Definition Documentation

### 6.6.2.1 INV\_IMU\_ST\_STATUS\_FAIL

```
#define INV_IMU_ST_STATUS_FAIL -1
```

Indicates test is failing.

#### 6.6.2.2 INV\_IMU\_ST\_STATUS\_NOT\_RUN

```
#define INV_IMU_ST_STATUS_NOT_RUN 0
```

Indicates test has not run.

### 6.6.2.3 INV\_IMU\_ST\_STATUS\_SUCCESS

```
#define INV_IMU_ST_STATUS_SUCCESS 1
```

Indicates test is successful.

### 6.6.3 Function Documentation

#### 6.6.3.1 inv\_imu\_selftest()

Perform hardware self-test for Accel and/or Gyro.

#### **Parameters**

in	s	Pointer to device.
in		Self-test parameters to be used.
Generated b	y Doxygen St_Output	Output from Self-test operation.

#### Returns

0 on success, negative value on error.

### 6.6.3.2 inv\_imu\_selftest\_init\_params()

Provide recommended parameters to execute self-test.

#### **Parameters**

in	s	Pointer to device.
in	st_params	Structure filled with recommended params.

### Returns

0 on success, negative value on error.

## 6.7 Transport

Abstraction layer to communicate with device.

#### **Files**

• file inv\_imu\_transport.h

#### **Classes**

• struct inv\_imu\_transport\_t

Structure dedicated to transport layer transport interface.

### **Macros**

• #define UI\_I2C 0

identifies I2C interface.

• #define UI\_SPI4 1

identifies 4-wire SPI interface.

• #define UI\_SPI3 2

identifies 3-wire SPI interface.

6.7 Transport 89

### **Typedefs**

```
• typedef int(* inv_imu_read_reg_t) (uint8_t reg, uint8_t *buf, uint32_t len)

Function pointer to read register(s).
```

• typedef int(\* inv\_imu\_write\_reg\_t) (uint8\_t reg, const uint8\_t \*buf, uint32\_t len)

Function pointer to write register(s).

• typedef uint32\_t inv\_imu\_serif\_type\_t

Serif type definition.

#### **Functions**

- int inv\_imu\_read\_reg (void \*t, uint32\_t reg, uint32\_t len, uint8\_t \*buf)
   Reads data from a register on IMU.
- int inv\_imu\_write\_reg (void \*t, uint32\_t reg, uint32\_t len, const uint8\_t \*buf)

  Writes data to a register on IMU.
- int inv\_imu\_read\_sram (void \*t, uint32\_t addr, uint32\_t len, uint8\_t \*buf)

  Reads data from SRAM on IMU.
- int inv\_imu\_write\_sram (void \*t, uint32\_t addr, uint32\_t len, const uint8\_t \*buf)

  Writes data to SRAM on IMU.

### 6.7.1 Detailed Description

Abstraction layer to communicate with device.

### 6.7.2 Macro Definition Documentation

#### 6.7.2.1 UI\_I2C

#define UI\_I2C 0

identifies I2C interface.

#### 6.7.2.2 UI\_SPI3

#define UI\_SPI3 2

identifies 3-wire SPI interface.

### 6.7.2.3 UI\_SPI4

```
#define UI_SPI4 1
```

identifies 4-wire SPI interface.

### 6.7.3 Typedef Documentation

### 6.7.3.1 inv\_imu\_read\_reg\_t

```
typedef int(* inv_imu_read_reg_t) (uint8_t reg, uint8_t *buf, uint32_t len)
```

Function pointer to read register(s).

#### **Parameters**

in	reg	Register address to be read.
out	buf	Output data from the register.
in	len	Number of byte to be read.

#### Returns

0 on success, negative value on error.

### 6.7.3.2 inv\_imu\_serif\_type\_t

```
typedef uint32_t inv_imu_serif_type_t
```

Serif type definition.

**Deprecated** Kept for retrocompatibility. Replaced with uint32\_t type in inv\_imu\_transport\_t struct.

### 6.7.3.3 inv\_imu\_write\_reg\_t

```
typedef int(* inv_imu_write_reg_t) (uint8_t reg, const uint8_t *buf, uint32_t len)
```

Function pointer to write register(s).

6.7 Transport 91

#### **Parameters**

in	reg	Register address to be written.
in	buf	Input data to write.
in	len	Number of byte to be written.

#### Returns

0 on success, negative value on error.

### 6.7.4 Function Documentation

### 6.7.4.1 inv\_imu\_read\_reg()

Reads data from a register on IMU.

### Parameters

in	t	Pointer to transport (as void * so it can be called from any module).
in	reg	Register address to be read.
in	len	Number of byte to be read.
out	buf	Output data from the register.

#### Returns

0 on success, negative value on error.

### 6.7.4.2 inv\_imu\_read\_sram()

Reads data from SRAM on IMU.

#### **Parameters**

in	t	Pointer to transport (as void * so it can be called from any module).
in	addr	Address to be read.
in	len	Number of byte to be read.
out	buf	Output data from the register.

#### Returns

0 on success, negative value on error.

### 6.7.4.3 inv\_imu\_write\_reg()

Writes data to a register on IMU.

#### **Parameters**

in	t	Pointer to transport (as void * so it can be called from any module).
in	reg	Register address to be written.
in	len	Number of byte to be written.
in	buf	Input data to write.

### Returns

0 on success, negative value on error.

### 6.7.4.4 inv\_imu\_write\_sram()

Writes data to SRAM on IMU.

#### **Parameters**

in	t	Pointer to transport (as void * so it can be called from any module).
in	addr	Address to be written.
in	len	Number of byte to be written.
in	buf	Input data to write.

6.7 Transport 93

0 on success, negative value on error.

# **Chapter 7**

# **Class Documentation**

## 7.1 accel\_config0\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

### **Public Attributes**

- uint8\_t accel\_odr: 4uint8\_t accel\_ui\_fs\_sel: 3
- uint8\_t resv\_1: 1

### 7.1.1 Member Data Documentation

#### 7.1.1.1 accel\_odr

```
uint8_t accel_config0_t::accel_odr
```

### 7.1.1.2 accel\_ui\_fs\_sel

```
uint8_t accel_config0_t::accel_ui_fs_sel
```

### 7.1.1.3 resv\_1

```
uint8_t accel_config0_t::resv_1
```

The documentation for this struct was generated from the following file:

inv\_imu\_regmap\_le.h

96 Class Documentation

## 7.2 accel\_wom\_x\_thr\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

• uint8\_t wom\_x\_th: 8

#### 7.2.1 Member Data Documentation

#### 7.2.1.1 wom\_x\_th

```
uint8_t accel_wom_x_thr_t::wom_x_th
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.3 accel\_wom\_y\_thr\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

### **Public Attributes**

• uint8\_t wom\_y\_th: 8

### 7.3.1 Member Data Documentation

#### 7.3.1.1 wom\_y\_th

```
uint8_t accel_wom_y_thr_t::wom_y_th
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.4 accel\_wom\_z\_thr\_t Struct Reference

#include <inv\_imu\_regmap\_le.h>

#### **Public Attributes**

• uint8\_t wom\_z\_th: 8

#### 7.4.1 Member Data Documentation

#### 7.4.1.1 wom\_z\_th

```
uint8_t accel_wom_z_thr_t::wom_z_th
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.5 apex\_buffer\_mgmt\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

### **Public Attributes**

- uint8\_t step\_count\_edmp\_wptr: 2uint8\_t step\_count\_host\_rptr: 2uint8\_t ff\_duration\_edmp\_wptr: 2
- uint8\_t ff\_duration\_host\_rptr: 2

### 7.5.1 Member Data Documentation

### 7.5.1.1 ff\_duration\_edmp\_wptr

 $\verb|uint8_t apex_buffer_mgmt_t::ff_duration_edmp_wptr|\\$ 

98 Class Documentation

#### 7.5.1.2 ff\_duration\_host\_rptr

```
uint8_t apex_buffer_mgmt_t::ff_duration_host_rptr
```

### 7.5.1.3 step\_count\_edmp\_wptr

```
uint8_t apex_buffer_mgmt_t::step_count_edmp_wptr
```

#### 7.5.1.4 step\_count\_host\_rptr

```
uint8_t apex_buffer_mgmt_t::step_count_host_rptr
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.6 dmp\_ext\_sen\_odr\_cfg\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

### **Public Attributes**

```
• uint8 t apex odr: 3
```

- uint8\_t ext\_odr: 3
- uint8\_t ext\_sensor\_en: 1
- uint8\_t resv\_1: 1

### 7.6.1 Member Data Documentation

### 7.6.1.1 apex\_odr

```
uint8_t dmp_ext_sen_odr_cfg_t::apex_odr
```

### 7.6.1.2 ext\_odr

```
uint8_t dmp_ext_sen_odr_cfg_t::ext_odr
```

### 7.6.1.3 ext\_sensor\_en

```
uint8_t dmp_ext_sen_odr_cfg_t::ext_sensor_en
```

#### 7.6.1.4 resv\_1

```
uint8_t dmp_ext_sen_odr_cfg_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.7 drive\_config0\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

### **Public Attributes**

```
uint8_t virtual_access_aux2_en: 1uint8_t pads_spi_slew: 3
```

- uint8\_t pads\_i2c\_slew: 3
- uint8\_t resv\_1: 1

### 7.7.1 Member Data Documentation

### 7.7.1.1 pads\_i2c\_slew

```
uint8_t drive_config0_t::pads_i2c_slew
```

100 Class Documentation

#### 7.7.1.2 pads\_spi\_slew

```
uint8_t drive_config0_t::pads_spi_slew
```

## 7.7.1.3 resv\_1

```
\verb"uint8_t drive_config0_t::resv_1"
```

### 7.7.1.4 virtual\_access\_aux2\_en

```
uint8_t drive_config0_t::virtual_access_aux2_en
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.8 drive\_config1\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

### **Public Attributes**

```
• uint8 t pads i3c sdr slew: 3
```

- uint8\_t pads\_i3c\_ddr\_slew: 3
- uint8\_t resv\_1: 2

#### 7.8.1 Member Data Documentation

#### 7.8.1.1 pads\_i3c\_ddr\_slew

```
uint8_t drive_config1_t::pads_i3c_ddr_slew
```

#### 7.8.1.2 pads\_i3c\_sdr\_slew

```
uint8_t drive_config1_t::pads_i3c_sdr_slew
```

#### 7.8.1.3 resv\_1

```
uint8_t drive_config1_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.9 drive\_config2\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
uint8_t pads_slew: 3
```

• uint8\_t resv\_1: 5

#### 7.9.1 Member Data Documentation

### 7.9.1.1 pads\_slew

```
uint8_t drive_config2_t::pads_slew
```

### 7.9.1.2 resv\_1

```
uint8_t drive_config2_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.10 edmp\_apex\_en0\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

102 Class Documentation

### **Public Attributes**

```
uint8_t tap_en: 1
uint8_t reserved0: 1
uint8_t reserved1: 1
uint8_t tilt_en: 1
uint8_t pedo_en: 1
uint8_t ff_en: 1
uint8_t r2w_en: 1
uint8_t smd_en: 1
```

### 7.10.1 Member Data Documentation

### 7.10.1.1 ff\_en

uint8\_t edmp\_apex\_en0\_t::ff\_en

### 7.10.1.2 pedo\_en

uint8\_t edmp\_apex\_en0\_t::pedo\_en

### 7.10.1.3 r2w\_en

uint8\_t edmp\_apex\_en0\_t::r2w\_en

#### 7.10.1.4 reserved0

uint8\_t edmp\_apex\_en0\_t::reserved0

### 7.10.1.5 reserved1

uint8\_t edmp\_apex\_en0\_t::reserved1

#### 7.10.1.6 smd\_en

```
uint8_t edmp_apex_en0_t::smd_en
```

### 7.10.1.7 tap\_en

uint8\_t edmp\_apex\_en0\_t::tap\_en

### 7.10.1.8 tilt\_en

```
uint8_t edmp_apex_en0_t::tilt_en
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.11 edmp\_apex\_en1\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

### **Public Attributes**

```
uint8_t soft_hard_iron_corr_en: 1
uint8_t init_en: 1
uint8_t power_save_en: 1
uint8_t basic_smd_en: 1
uint8_t resv_1: 1
uint8_t feature3_en: 1
uint8_t edmp_enable: 1
uint8_t resv_2: 1
```

### 7.11.1 Member Data Documentation

### 7.11.1.1 basic\_smd\_en

uint8\_t edmp\_apex\_en1\_t::basic\_smd\_en

104 Class Documentation

### 7.11.1.2 edmp\_enable

```
uint8_t edmp_apex_en1_t::edmp_enable
```

### 7.11.1.3 feature3\_en

```
uint8_t edmp_apex_en1_t::feature3_en
```

### 7.11.1.4 init\_en

```
uint8_t edmp_apex_en1_t::init_en
```

### 7.11.1.5 power\_save\_en

```
uint8_t edmp_apex_en1_t::power_save_en
```

### 7.11.1.6 resv\_1

```
uint8_t edmp_apex_en1_t::resv_1
```

### 7.11.1.7 resv\_2

```
uint8_t edmp_apex_en1_t::resv_2
```

### 7.11.1.8 soft\_hard\_iron\_corr\_en

```
uint8_t edmp_apex_en1_t::soft_hard_iron_corr_en
```

The documentation for this struct was generated from the following file:


• inv\_imu\_regmap\_le.h

# 7.12 edmp\_apex\_enx\_t Struct Reference

Registers to enable APEX features.

```
#include <inv_imu_edmp.h>
```

Collaboration diagram for edmp\_apex\_enx\_t:



#### **Public Attributes**

- edmp\_apex\_en0\_t edmp\_apex\_en0
- edmp\_apex\_en1\_t edmp\_apex\_en1

#### 7.12.1 Detailed Description

Registers to enable APEX features.

#### 7.12.2 Member Data Documentation

#### 7.12.2.1 edmp\_apex\_en0

```
edmp_apex_en0_t edmp_apex_enx_t::edmp_apex_en0
```

#### 7.12.2.2 edmp\_apex\_en1

```
edmp_apex_en1_t edmp_apex_enx_t::edmp_apex_en1
```

The documentation for this struct was generated from the following file:

inv\_imu\_edmp.h

# 7.13 edmp\_sp\_start\_addr\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
• uint8_t edmp_sp_start_addr: 8
```

#### 7.13.1 Member Data Documentation

#### 7.13.1.1 edmp\_sp\_start\_addr

```
uint8_t edmp_sp_start_addr_t::edmp_sp_start_addr
```

The documentation for this struct was generated from the following file:

```
• inv_imu_regmap_le.h
```

# 7.14 fifo\_comp\_decode\_t Union Reference

Describe the content of the FIFO Compression Decoding Tag.

```
#include <inv_imu_defs.h>
```

#### **Public Attributes**

```
    uint8_t Byte
    struct {
        uint8_t valid_samples_a: 4
        uint8_t valid_samples_g: 4
    } bits
```

#### 7.14.1 Detailed Description

Describe the content of the FIFO Compression Decoding Tag.

#### 7.14.2 Member Data Documentation

#### 7.14.2.1

```
struct { ... } fifo_comp_decode_t::bits
```

#### 7.14.2.2 Byte

```
uint8_t fifo_comp_decode_t::Byte
```

#### 7.14.2.3 valid\_samples\_a

```
uint8_t fifo_comp_decode_t::valid_samples_a
```

#### 7.14.2.4 valid\_samples\_g

```
uint8_t fifo_comp_decode_t::valid_samples_g
```

The documentation for this union was generated from the following file:

• inv\_imu\_defs.h

# 7.15 fifo\_comp\_header\_t Union Reference

Describe the content of the FIFO header for compressed packets.

```
#include <inv_imu_defs.h>
```

#### **Public Attributes**

```
uint8_t Byte
struct {
    uint8_t tot_sample: 2
    uint8_t comp_ratio: 2
    uint8_t comp_frame: 1
    uint8_t gyro_bit: 1
    uint8_t accel_bit: 1
    uint8_t ext_header: 1
} bits
```

## 7.15.1 Detailed Description

Describe the content of the FIFO header for compressed packets.

#### 7.15.2 Member Data Documentation

#### 7.15.2.1 accel\_bit

```
uint8_t fifo_comp_header_t::accel_bit
```

#### 7.15.2.2

```
struct { ... } fifo_comp_header_t::bits
```

#### 7.15.2.3 Byte

```
uint8_t fifo_comp_header_t::Byte
```

#### 7.15.2.4 comp\_frame

```
uint8_t fifo_comp_header_t::comp_frame
```

## 7.15.2.5 comp\_ratio

```
uint8_t fifo_comp_header_t::comp_ratio
```

#### 7.15.2.6 ext header

```
uint8_t fifo_comp_header_t::ext_header
```

#### 7.15.2.7 gyro\_bit

```
uint8_t fifo_comp_header_t::gyro_bit
```

#### 7.15.2.8 tot\_sample

```
uint8_t fifo_comp_header_t::tot_sample
```

The documentation for this union was generated from the following file:

· inv\_imu\_defs.h

# 7.16 fifo\_config0\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

```
uint8_t fifo_depth: 6uint8_t fifo_mode: 2
```

#### 7.16.1 Member Data Documentation

#### 7.16.1.1 fifo\_depth

```
uint8_t fifo_config0_t::fifo_depth
```

#### 7.16.1.2 fifo\_mode

```
uint8_t fifo_config0_t::fifo_mode
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.17 fifo\_config2\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
uint8_t resv_1: 3uint8_t fifo_wr_wm_gt_th: 1uint8_t resv_2: 3uint8_t fifo_flush: 1
```

#### 7.17.1 Member Data Documentation

#### 7.17.1.1 fifo\_flush

```
uint8_t fifo_config2_t::fifo_flush
```

#### 7.17.1.2 fifo\_wr\_wm\_gt\_th

```
uint8_t fifo_config2_t::fifo_wr_wm_gt_th
```

#### 7.17.1.3 resv\_1

uint8\_t fifo\_config2\_t::resv\_1

#### 7.17.1.4 resv\_2

```
uint8_t fifo_config2_t::resv_2
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.18 fifo\_config3\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
uint8_t fifo_if_en: 1
uint8_t fifo_accel_en: 1
uint8_t fifo_gyro_en: 1
uint8_t fifo_hires_en: 1
uint8_t fifo_es0_en: 1
uint8_t fifo_es1_en: 1
uint8_t resv_1: 2
```

#### 7.18.1 Member Data Documentation

#### 7.18.1.1 fifo\_accel\_en

```
uint8_t fifo_config3_t::fifo_accel_en
```

#### 7.18.1.2 fifo\_es0\_en

```
uint8_t fifo_config3_t::fifo_es0_en
```

#### 7.18.1.3 fifo\_es1\_en

```
uint8_t fifo_config3_t::fifo_es1_en
```

#### 7.18.1.4 fifo\_gyro\_en

```
uint8_t fifo_config3_t::fifo_gyro_en
```

#### 7.18.1.5 fifo\_hires\_en

```
uint8_t fifo_config3_t::fifo_hires_en
```

#### 7.18.1.6 fifo\_if\_en

```
uint8_t fifo_config3_t::fifo_if_en
```

#### 7.18.1.7 resv\_1

```
uint8_t fifo_config3_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.19 fifo\_config4\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
uint8_t fifo_es0_6b_9b: 1
uint8_t fifo_tmst_fsync_en: 1
uint8_t fifo_comp_en: 1
uint8_t fifo_comp_nc_flow_cfg: 3
```

uint8\_t resv\_1: 2

#### 7.19.1 Member Data Documentation

#### 7.19.1.1 fifo\_comp\_en

```
uint8_t fifo_config4_t::fifo_comp_en
```

#### 7.19.1.2 fifo\_comp\_nc\_flow\_cfg

```
uint8_t fifo_config4_t::fifo_comp_nc_flow_cfg
```

#### 7.19.1.3 fifo\_es0\_6b\_9b

uint8\_t fifo\_config4\_t::fifo\_es0\_6b\_9b

#### 7.19.1.4 fifo\_tmst\_fsync\_en

uint8\_t fifo\_config4\_t::fifo\_tmst\_fsync\_en

#### 7.19.1.5 resv\_1

uint8\_t fifo\_config4\_t::resv\_1

The documentation for this struct was generated from the following file:


• inv\_imu\_regmap\_le.h

# 7.20 fifo\_configx\_t Struct Reference

Required registers to configure FIFO.

#include <inv\_imu\_defs.h>

Collaboration diagram for fifo\_configx\_t:



#### **Public Attributes**

- fifo\_config0\_t fifo\_config0
- uint8\_t fifo\_config1\_0
- uint8\_t fifo\_config1\_1
- fifo\_config2\_t fifo\_config2
- fifo\_config3\_t fifo\_config3
- fifo\_config4\_t fifo\_config4

## 7.20.1 Detailed Description

Required registers to configure FIFO.

#### 7.20.2 Member Data Documentation

#### 7.20.2.1 fifo\_config0

```
fifo_config0_t fifo_configx_t::fifo_config0
```

#### 7.20.2.2 fifo\_config1\_0

```
uint8_t fifo_configx_t::fifo_config1_0
```

#### 7.20.2.3 fifo\_config1\_1

```
uint8_t fifo_configx_t::fifo_config1_1
```

#### 7.20.2.4 fifo\_config2

```
fifo_config2_t fifo_configx_t::fifo_config2
```

#### 7.20.2.5 fifo\_config3

```
fifo_config3_t fifo_configx_t::fifo_config3
```

#### 7.20.2.6 fifo\_config4

```
fifo_config4_t fifo_configx_t::fifo_config4
```

The documentation for this struct was generated from the following file:

• inv\_imu\_defs.h

# 7.21 fifo\_data\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
• uint8_t fifo_data: 8
```

#### 7.21.1 Member Data Documentation

#### 7.21.1.1 fifo\_data

```
uint8_t fifo_data_t::fifo_data
```

The documentation for this struct was generated from the following file:

```
• inv_imu_regmap_le.h
```

# 7.22 fifo\_header2\_t Union Reference

Describe the content of the second FIFO header.

```
#include <inv_imu_defs.h>
```

#### **Public Attributes**

```
uint8_t Byte
struct {
    uint8_t es0_en: 1
    uint8_t es1_en: 1
    uint8_t es0_vld: 1
    uint8_t es1_vld: 1
    uint8_t es0_6b_9b: 1
    uint8_t unused1: 1
    uint8_t unused2: 1
    uint8_t unused3: 1
} bits
```

#### 7.22.1 Detailed Description

Describe the content of the second FIFO header.

#### 7.22.2 Member Data Documentation

# **7.22.2.1**struct { ... } fifo\_header2\_t::bits

#### 7.22.2.2 Byte

uint8\_t fifo\_header2\_t::Byte

#### 7.22.2.3 es0\_6b\_9b

uint8\_t fifo\_header2\_t::es0\_6b\_9b

#### 7.22.2.4 es0\_en

uint8\_t fifo\_header2\_t::es0\_en

#### 7.22.2.5 es0\_vld

uint8\_t fifo\_header2\_t::es0\_vld

#### 7.22.2.6 es1\_en

uint8\_t fifo\_header2\_t::es1\_en

#### 7.22.2.7 es1\_vld

uint8\_t fifo\_header2\_t::es1\_vld

#### 7.22.2.8 unused1

```
uint8_t fifo_header2_t::unused1
```

#### 7.22.2.9 unused2

```
uint8_t fifo_header2_t::unused2
```

#### 7.22.2.10 unused3

```
uint8_t fifo_header2_t::unused3
```

The documentation for this union was generated from the following file:

• inv\_imu\_defs.h

# 7.23 fifo\_header\_t Union Reference

Describe the content of the FIFO header.

```
#include <inv_imu_defs.h>
```

#### **Public Attributes**

```
uint8_t Byte
struct {
    uint8_t gyro_odr_different: 1
    uint8_t accel_odr_different: 1
    uint8_t fsync_bit: 1
    uint8_t timestamp_bit: 1
    uint8_t twentybits_bit: 1
    uint8_t gyro_bit: 1
    uint8_t accel_bit: 1
    uint8_t ext_header: 1
} bits
```

#### 7.23.1 Detailed Description

Describe the content of the FIFO header.

#### 7.23.2 Member Data Documentation

#### 7.23.2.1 accel\_bit

```
uint8_t fifo_header_t::accel_bit
```

#### 7.23.2.2 accel\_odr\_different

```
uint8_t fifo_header_t::accel_odr_different
```

#### 7.23.2.3

```
struct { ... } fifo_header_t::bits
```

#### 7.23.2.4 Byte

uint8\_t fifo\_header\_t::Byte

#### 7.23.2.5 ext\_header

```
uint8_t fifo_header_t::ext_header
```

#### 7.23.2.6 fsync\_bit

```
uint8_t fifo_header_t::fsync_bit
```

#### 7.23.2.7 gyro\_bit

uint8\_t fifo\_header\_t::gyro\_bit

#### 7.23.2.8 gyro\_odr\_different

```
uint8_t fifo_header_t::gyro_odr_different
```

#### 7.23.2.9 timestamp\_bit

uint8\_t fifo\_header\_t::timestamp\_bit

#### 7.23.2.10 twentybits\_bit

```
uint8_t fifo_header_t::twentybits_bit
```

The documentation for this union was generated from the following file:

• inv\_imu\_defs.h

# 7.24 fifo\_sram\_sleep\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

- uint8\_t fifo\_gsleep\_shared\_sram: 2
- uint8\_t resv\_1: 6

#### 7.24.1 Member Data Documentation

#### 7.24.1.1 fifo\_gsleep\_shared\_sram

```
\verb|uint8_t fifo_sram_sleep_t:: fifo_gsleep_shared_sram|\\
```

#### 7.24.1.2 resv\_1

```
uint8_t fifo_sram_sleep_t::resv_1
```

The documentation for this struct was generated from the following file:

inv\_imu\_regmap\_le.h

# 7.25 fs\_sel\_aux1\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
uint8_t accel_aux1_fs_sel: 3uint8_t gyro_aux1_fs_sel: 4uint8_t resv_1: 1
```

#### 7.25.1 Member Data Documentation

#### 7.25.1.1 accel\_aux1\_fs\_sel

```
uint8_t fs_sel_aux1_t::accel_aux1_fs_sel
```

#### 7.25.1.2 gyro\_aux1\_fs\_sel

```
uint8_t fs_sel_aux1_t::gyro_aux1_fs_sel
```

#### 7.25.1.3 resv\_1

```
uint8_t fs_sel_aux1_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.26 fs\_sel\_aux2\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
uint8_t accel_aux2_fs_sel: 3uint8_t gyro_aux2_fs_sel: 4
```

uint8\_t resv\_1: 1

#### 7.26.1 Member Data Documentation

#### 7.26.1.1 accel aux2 fs sel

```
uint8_t fs_sel_aux2_t::accel_aux2_fs_sel
```

#### 7.26.1.2 gyro\_aux2\_fs\_sel

```
uint8_t fs_sel_aux2_t::gyro_aux2_fs_sel
```

#### 7.26.1.3 resv\_1

```
uint8_t fs_sel_aux2_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.27 fsync\_config0\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
uint8_t ap_fsync_sel: 3uint8_t ap_fsync_flag_clear_sel: 1uint8_t resv_1: 4
```

#### 7.27.1 Member Data Documentation

#### 7.27.1.1 ap\_fsync\_flag\_clear\_sel

```
uint8_t fsync_config0_t::ap_fsync_flag_clear_sel
```

#### 7.27.1.2 ap\_fsync\_sel

```
uint8_t fsync_config0_t::ap_fsync_sel
```

#### 7.27.1.3 resv\_1

```
uint8_t fsync_config0_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.28 fsync\_config1\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
• uint8_t aux1_fsync_sel: 3
```

- uint8\_t aux1\_fsync\_flag\_clear\_sel: 1
- uint8\_t resv\_1: 4

#### 7.28.1 Member Data Documentation

#### 7.28.1.1 aux1\_fsync\_flag\_clear\_sel

```
uint8_t fsync_config1_t::aux1_fsync_flag_clear_sel
```

#### 7.28.1.2 aux1\_fsync\_sel

```
uint8_t fsync_config1_t::aux1_fsync_sel
```

#### 7.28.1.3 resv\_1

```
uint8_t fsync_config1_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv imu regmap le.h

# 7.29 gyro\_config0\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
uint8_t gyro_odr: 4uint8_t gyro_ui_fs_sel: 4
```

#### 7.29.1 Member Data Documentation

#### 7.29.1.1 gyro\_odr

```
uint8_t gyro_config0_t::gyro_odr
```

#### 7.29.1.2 gyro\_ui\_fs\_sel

```
uint8_t gyro_config0_t::gyro_ui_fs_sel
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.30 i2cm\_command\_0\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
• uint8_t burstlen_0: 4
```

- uint8\_t r\_w\_0: 2
- uint8\_t ch\_sel\_0: 1
- uint8\_t endflag\_0: 1

#### 7.30.1 Member Data Documentation

#### 7.30.1.1 burstlen\_0

```
uint8_t i2cm_command_0_t::burstlen_0
```

#### 7.30.1.2 ch\_sel\_0

```
uint8_t i2cm_command_0_t::ch_sel_0
```

#### 7.30.1.3 endflag\_0

```
uint8_t i2cm_command_0_t::endflag_0
```

#### 7.30.1.4 r\_w\_0

```
uint8_t i2cm_command_0_t::r_w_0
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.31 i2cm\_command\_1\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

```
uint8_t burstlen_1: 4
uint8_t r_w_1: 2
uint8_t ch_sel_1: 1
uint8_t endflag_1: 1
```

#### 7.31.1 Member Data Documentation

#### 7.31.1.1 burstlen\_1

```
uint8_t i2cm_command_1_t::burstlen_1
```

#### 7.31.1.2 ch\_sel\_1

```
uint8_t i2cm_command_1_t::ch_sel_1
```

#### 7.31.1.3 endflag\_1

```
uint8_t i2cm_command_1_t::endflag_1
```

#### 7.31.1.4 r\_w\_1

```
uint8_t i2cm_command_1_t::r_w_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.32 i2cm\_command\_2\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
    uint8_t burstlen_2: 4
    uint8_t r_w_2: 2
    uint8_t ch_sel_2: 1
    uint8_t endflag_2: 1
```

#### 7.32.1 Member Data Documentation

#### 7.32.1.1 burstlen\_2

```
uint8_t i2cm_command_2_t::burstlen_2
```

#### 7.32.1.2 ch\_sel\_2

```
uint8_t i2cm_command_2_t::ch_sel_2
```

#### 7.32.1.3 endflag\_2

```
uint8_t i2cm_command_2_t::endflag_2
```

#### 7.32.1.4 r\_w\_2

```
uint8_t i2cm_command_2_t::r_w_2
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.33 i2cm\_command\_3\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
    uint8_t burstlen_3: 4
    uint8_t r_w_3: 2
    uint8_t ch_sel_3: 1
    uint8_t endflag_3: 1
```

#### 7.33.1 Member Data Documentation

#### 7.33.1.1 burstlen\_3

```
uint8_t i2cm_command_3_t::burstlen_3
```

#### 7.33.1.2 ch\_sel\_3

```
uint8_t i2cm_command_3_t::ch_sel_3
```

#### 7.33.1.3 endflag\_3

```
uint8_t i2cm_command_3_t::endflag_3
```

#### 7.33.1.4 r\_w\_3

```
uint8_t i2cm_command_3_t::r_w_3
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.34 i2cm\_control\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
uint8_t i2cm_go: 1
uint8_t resv_1: 2
uint8_t i2cm_speed: 1
uint8_t resv_2: 2
uint8_t i2cm_restart_en: 1
uint8_t resv_3: 1
```

#### 7.34.1 Member Data Documentation

#### 7.34.1.1 i2cm\_go

```
uint8_t i2cm_control_t::i2cm_go
```

#### 7.34.1.2 i2cm\_restart\_en

```
uint8_t i2cm_control_t::i2cm_restart_en
```

#### 7.34.1.3 i2cm\_speed

```
uint8_t i2cm_control_t::i2cm_speed
```

#### 7.34.1.4 resv\_1

```
uint8_t i2cm_control_t::resv_1
```

#### 7.34.1.5 resv\_2

```
uint8_t i2cm_control_t::resv_2
```

#### 7.34.1.6 resv\_3

```
uint8_t i2cm_control_t::resv_3
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.35 i2cm\_dev\_profile0\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

• uint8\_t rd\_address\_0: 8

#### 7.35.1 Member Data Documentation

#### 7.35.1.1 rd\_address\_0

```
uint8_t i2cm_dev_profile0_t::rd_address_0
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.36 i2cm\_dev\_profile1\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
uint8_t dev_id_0: 7uint8_t resv_1: 1
```

#### 7.36.1 Member Data Documentation

## 7.36.1.1 dev\_id\_0

```
uint8_t i2cm_dev_profile1_t::dev_id_0
```

#### 7.36.1.2 resv\_1

```
uint8_t i2cm_dev_profile1_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.37 i2cm\_dev\_profile2\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
• uint8_t rd_address_1: 8
```

#### 7.37.1 Member Data Documentation

```
7.37.1.1 rd_address_1
```

```
uint8_t i2cm_dev_profile2_t::rd_address_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.38 i2cm\_dev\_profile3\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
uint8_t dev_id_1: 7uint8_t resv_1: 1
```

#### 7.38.1 Member Data Documentation

```
7.38.1.1 dev_id_1
```

```
uint8_t i2cm_dev_profile3_t::dev_id_1
```

#### 7.38.1.2 resv\_1

```
uint8_t i2cm_dev_profile3_t::resv_1
```

The documentation for this struct was generated from the following file:

inv\_imu\_regmap\_le.h

# 7.39 i2cm\_ext\_dev\_status\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

- uint8\_t i2cm\_ext\_dev\_status: 4
- uint8 t resv 1:4

#### 7.39.1 Member Data Documentation

#### 7.39.1.1 i2cm\_ext\_dev\_status

```
uint8_t i2cm_ext_dev_status_t::i2cm_ext_dev_status
```

#### 7.39.1.2 resv\_1

```
uint8_t i2cm_ext_dev_status_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.40 i2cm\_rd\_data0\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

• uint8\_t i2cm\_rd\_data0: 8

#### 7.40.1 Member Data Documentation

#### 7.40.1.1 i2cm\_rd\_data0

```
uint8_t i2cm_rd_data0_t::i2cm_rd_data0
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.41 i2cm\_rd\_data10\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

· uint8\_t i2cm\_rd\_data10: 8

#### 7.41.1 Member Data Documentation

#### 7.41.1.1 i2cm\_rd\_data10

```
uint8_t i2cm_rd_data10_t::i2cm_rd_data10
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.42 i2cm\_rd\_data11\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

• uint8\_t i2cm\_rd\_data11: 8

#### 7.42.1 Member Data Documentation

#### 7.42.1.1 i2cm\_rd\_data11

```
uint8_t i2cm_rd_data11_t::i2cm_rd_data11
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.43 i2cm rd data12 t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

· uint8\_t i2cm\_rd\_data12: 8

#### 7.43.1 Member Data Documentation

#### 7.43.1.1 i2cm\_rd\_data12

```
uint8_t i2cm_rd_data12_t::i2cm_rd_data12
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.44 i2cm rd data13 t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

• uint8\_t i2cm\_rd\_data13: 8

#### 7.44.1 Member Data Documentation

#### 7.44.1.1 i2cm\_rd\_data13

```
uint8_t i2cm_rd_data13_t::i2cm_rd_data13
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.45 i2cm rd data14 t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

• uint8\_t i2cm\_rd\_data14: 8

#### 7.45.1 Member Data Documentation

#### 7.45.1.1 i2cm\_rd\_data14

```
uint8_t i2cm_rd_data14_t::i2cm_rd_data14
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.46 i2cm rd data15 t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

• uint8\_t i2cm\_rd\_data15: 8

#### 7.46.1 Member Data Documentation

#### 7.46.1.1 i2cm\_rd\_data15

```
uint8_t i2cm_rd_data15_t::i2cm_rd_data15
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.47 i2cm\_rd\_data16\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

· uint8\_t i2cm\_rd\_data16: 8

#### 7.47.1 Member Data Documentation

#### 7.47.1.1 i2cm\_rd\_data16

```
uint8_t i2cm_rd_data16_t::i2cm_rd_data16
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.48 i2cm\_rd\_data17\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

• uint8\_t i2cm\_rd\_data17: 8

#### 7.48.1 Member Data Documentation

#### 7.48.1.1 i2cm\_rd\_data17

```
uint8_t i2cm_rd_data17_t::i2cm_rd_data17
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.49 i2cm\_rd\_data18\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

· uint8\_t i2cm\_rd\_data18: 8

#### 7.49.1 Member Data Documentation

#### 7.49.1.1 i2cm\_rd\_data18

```
uint8_t i2cm_rd_data18_t::i2cm_rd_data18
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.50 i2cm\_rd\_data19\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

• uint8\_t i2cm\_rd\_data19: 8

#### 7.50.1 Member Data Documentation

#### 7.50.1.1 i2cm\_rd\_data19

```
uint8_t i2cm_rd_data19_t::i2cm_rd_data19
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.51 i2cm\_rd\_data1\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

uint8\_t i2cm\_rd\_data1: 8

#### 7.51.1 Member Data Documentation

#### 7.51.1.1 i2cm\_rd\_data1

```
uint8_t i2cm_rd_data1_t::i2cm_rd_data1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.52 i2cm\_rd\_data20\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

• uint8\_t i2cm\_rd\_data20: 8

#### 7.52.1 Member Data Documentation

#### 7.52.1.1 i2cm\_rd\_data20

```
uint8_t i2cm_rd_data20_t::i2cm_rd_data20
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.53 i2cm rd data2 t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

• uint8\_t i2cm\_rd\_data2: 8

#### 7.53.1 Member Data Documentation

#### 7.53.1.1 i2cm\_rd\_data2

```
uint8_t i2cm_rd_data2_t::i2cm_rd_data2
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.54 i2cm\_rd\_data3\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

• uint8\_t i2cm\_rd\_data3: 8

#### 7.54.1 Member Data Documentation

#### 7.54.1.1 i2cm\_rd\_data3

```
uint8_t i2cm_rd_data3_t::i2cm_rd_data3
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.55 i2cm rd data4 t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

uint8\_t i2cm\_rd\_data4: 8

#### 7.55.1 Member Data Documentation

## 7.55.1.1 i2cm\_rd\_data4

```
uint8_t i2cm_rd_data4_t::i2cm_rd_data4
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.56 i2cm\_rd\_data5\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

• uint8\_t i2cm\_rd\_data5: 8

#### 7.56.1 Member Data Documentation

#### 7.56.1.1 i2cm\_rd\_data5

```
uint8_t i2cm_rd_data5_t::i2cm_rd_data5
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.57 i2cm rd data6 t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

• uint8\_t i2cm\_rd\_data6: 8

#### 7.57.1 Member Data Documentation

#### 7.57.1.1 i2cm\_rd\_data6

```
uint8_t i2cm_rd_data6_t::i2cm_rd_data6
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.58 i2cm\_rd\_data7\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

• uint8\_t i2cm\_rd\_data7: 8

#### 7.58.1 Member Data Documentation

#### 7.58.1.1 i2cm\_rd\_data7

```
uint8_t i2cm_rd_data7_t::i2cm_rd_data7
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.59 i2cm rd data8 t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

· uint8\_t i2cm\_rd\_data8: 8

## 7.59.1 Member Data Documentation

## 7.59.1.1 i2cm\_rd\_data8

```
uint8_t i2cm_rd_data8_t::i2cm_rd_data8
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.60 i2cm\_rd\_data9\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

• uint8\_t i2cm\_rd\_data9: 8

## 7.60.1 Member Data Documentation

## 7.60.1.1 i2cm\_rd\_data9

```
uint8_t i2cm_rd_data9_t::i2cm_rd_data9
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.61 i2cm\_status\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

```
uint8_t i2cm_busy: 1
uint8_t i2cm_done: 1
uint8_t i2cm_timeout_err: 1
uint8_t i2cm_srst_err: 1
uint8_t i2cm_scl_err: 1
uint8_t i2cm_sda_err: 1
uint8_t resv_1: 2
```

#### 7.61.1 Member Data Documentation

## 7.61.1.1 i2cm\_busy

```
uint8_t i2cm_status_t::i2cm_busy
```

#### 7.61.1.2 i2cm\_done

```
uint8_t i2cm_status_t::i2cm_done
```

## 7.61.1.3 i2cm\_scl\_err

```
uint8_t i2cm_status_t::i2cm_scl_err
```

#### 7.61.1.4 i2cm\_sda\_err

uint8\_t i2cm\_status\_t::i2cm\_sda\_err

## 7.61.1.5 i2cm\_srst\_err

uint8\_t i2cm\_status\_t::i2cm\_srst\_err

### 7.61.1.6 i2cm\_timeout\_err

uint8\_t i2cm\_status\_t::i2cm\_timeout\_err

#### 7.61.1.7 resv\_1

uint8\_t i2cm\_status\_t::resv\_1

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.62 i2cm\_wr\_data0\_t Struct Reference

#include <inv\_imu\_regmap\_le.h>

#### **Public Attributes**

• uint8\_t i2cm\_wr\_data0: 8

## 7.62.1 Member Data Documentation

#### 7.62.1.1 i2cm wr data0

uint8\_t i2cm\_wr\_data0\_t::i2cm\_wr\_data0

The documentation for this struct was generated from the following file:

# 7.63 i2cm\_wr\_data1\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

• uint8\_t i2cm\_wr\_data1: 8

#### 7.63.1 Member Data Documentation

#### 7.63.1.1 i2cm\_wr\_data1

```
uint8_t i2cm_wr_data1_t::i2cm_wr_data1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.64 i2cm\_wr\_data2\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

• uint8\_t i2cm\_wr\_data2: 8

## 7.64.1 Member Data Documentation

#### 7.64.1.1 i2cm\_wr\_data2

```
uint8_t i2cm_wr_data2_t::i2cm_wr_data2
```

The documentation for this struct was generated from the following file:

## 7.65 i2cm wr data3 t Struct Reference

#include <inv\_imu\_regmap\_le.h>

#### **Public Attributes**

• uint8\_t i2cm\_wr\_data3: 8

#### 7.65.1 Member Data Documentation

#### 7.65.1.1 i2cm\_wr\_data3

```
uint8_t i2cm_wr_data3_t::i2cm_wr_data3
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.66 i2cm\_wr\_data4\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

• uint8\_t i2cm\_wr\_data4: 8

### 7.66.1 Member Data Documentation

#### 7.66.1.1 i2cm\_wr\_data4

```
uint8_t i2cm_wr_data4_t::i2cm_wr_data4
```

The documentation for this struct was generated from the following file:

## 7.67 i2cm wr data5 t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

• uint8\_t i2cm\_wr\_data5: 8

### 7.67.1 Member Data Documentation

#### 7.67.1.1 i2cm\_wr\_data5

```
uint8_t i2cm_wr_data5_t::i2cm_wr_data5
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.68 int1\_config0\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
uint8_t int1_status_en_fifo_full: 1
uint8_t int1_status_en_fifo_ths: 1
uint8_t int1_status_en_drdy: 1
uint8_t int1_status_en_aux1_drdy: 1
uint8_t int1_status_en_ap_fsync: 1
uint8_t int1_status_en_ap_agc_rdy: 1
uint8_t int1_status_en_aux1_agc_rdy: 1
```

## 7.68.1 Member Data Documentation

• uint8\_t int1\_status\_en\_reset\_done: 1

## 7.68.1.1 int1\_status\_en\_ap\_agc\_rdy

```
uint8_t int1_config0_t::int1_status_en_ap_agc_rdy
```

#### 7.68.1.2 int1\_status\_en\_ap\_fsync

uint8\_t int1\_config0\_t::int1\_status\_en\_ap\_fsync

## 7.68.1.3 int1\_status\_en\_aux1\_agc\_rdy

uint8\_t int1\_config0\_t::int1\_status\_en\_aux1\_agc\_rdy

#### 7.68.1.4 int1\_status\_en\_aux1\_drdy

uint8\_t int1\_config0\_t::int1\_status\_en\_aux1\_drdy

#### 7.68.1.5 int1\_status\_en\_drdy

uint8\_t int1\_config0\_t::int1\_status\_en\_drdy

## 7.68.1.6 int1\_status\_en\_fifo\_full

uint8\_t int1\_config0\_t::int1\_status\_en\_fifo\_full

#### 7.68.1.7 int1\_status\_en\_fifo\_ths

 $\verb|uint8_t| int1_config0_t:: int1_status_en_fifo_ths|$ 

#### 7.68.1.8 int1\_status\_en\_reset\_done

uint8\_t int1\_config0\_t::int1\_status\_en\_reset\_done

The documentation for this struct was generated from the following file:

# 7.69 int1\_config1\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
uint8_t int1_status_en_pll_rdy: 1
uint8_t int1_status_en_wom_x: 1
uint8_t int1_status_en_wom_y: 1
uint8_t int1_status_en_wom_z: 1
uint8_t int1_status_en_i3c_protocol_err: 1
uint8_t int1_status_en_i2cm_done: 1
uint8_t int1_status_en_apex_event: 1
uint8_t resv_1: 1
```

### 7.69.1 Member Data Documentation

## 7.69.1.1 int1\_status\_en\_apex\_event

```
uint8_t int1_config1_t::int1_status_en_apex_event
```

### 7.69.1.2 int1\_status\_en\_i2cm\_done

```
uint8_t int1_config1_t::int1_status_en_i2cm_done
```

#### 7.69.1.3 int1\_status\_en\_i3c\_protocol\_err

```
uint8_t int1_config1_t::int1_status_en_i3c_protocol_err
```

#### 7.69.1.4 int1\_status\_en\_pll\_rdy

```
uint8_t int1_config1_t::int1_status_en_pll_rdy
```

#### 7.69.1.5 int1\_status\_en\_wom\_x

```
uint8_t int1_config1_t::int1_status_en_wom_x
```

## 7.69.1.6 int1\_status\_en\_wom\_y

```
uint8_t int1_config1_t::int1_status_en_wom_y
```

#### 7.69.1.7 int1\_status\_en\_wom\_z

```
uint8_t int1_config1_t::int1_status_en_wom_z
```

#### 7.69.1.8 resv\_1

```
uint8_t int1_config1_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.70 int1\_config2\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

```
uint8_t int1_polarity: 1uint8_t int1_mode: 1uint8_t int1_drive: 1uint8_t resv_1: 5
```

#### 7.70.1 Member Data Documentation

## 7.70.1.1 int1\_drive

```
uint8_t int1_config2_t::int1_drive
```

#### 7.70.1.2 int1\_mode

```
uint8_t int1_config2_t::int1_mode
```

## 7.70.1.3 int1\_polarity

```
uint8_t int1_config2_t::int1_polarity
```

## 7.70.1.4 resv\_1

```
uint8_t int1_config2_t::resv_1
```

The documentation for this struct was generated from the following file:

```
• inv_imu_regmap_le.h
```

# 7.71 int1\_status0\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

```
uint8_t int1_status_fifo_full: 1
uint8_t int1_status_fifo_ths: 1
uint8_t int1_status_drdy: 1
uint8_t int1_status_aux1_drdy: 1
uint8_t int1_status_ap_fsync: 1
uint8_t int1_status_ap_agc_rdy: 1
uint8_t int1_status_aux1_agc_rdy: 1
uint8_t int1_status_reset_done: 1
```

#### 7.71.1 Member Data Documentation

## 7.71.1.1 int1\_status\_ap\_agc\_rdy

 $\verb|uint8_t int1_status0_t:: int1_status_ap_agc_rdy|\\$ 

## 7.71.1.2 int1\_status\_ap\_fsync

uint8\_t int1\_status0\_t::int1\_status\_ap\_fsync

#### 7.71.1.3 int1\_status\_aux1\_agc\_rdy

uint8\_t int1\_status0\_t::int1\_status\_aux1\_agc\_rdy

## 7.71.1.4 int1\_status\_aux1\_drdy

uint8\_t int1\_status0\_t::int1\_status\_aux1\_drdy

## 7.71.1.5 int1\_status\_drdy

uint8\_t int1\_status0\_t::int1\_status\_drdy

#### 7.71.1.6 int1\_status\_fifo\_full

 $\verb|uint8_t| int1_status0_t:: int1_status_fifo_full|$ 

## 7.71.1.7 int1\_status\_fifo\_ths

uint8\_t int1\_status0\_t::int1\_status\_fifo\_ths

#### 7.71.1.8 int1\_status\_reset\_done

```
uint8_t int1_status0_t::int1_status_reset_done
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.72 int1 status1 t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

```
uint8_t int1_status_pll_rdy: 1
uint8_t int1_status_wom_x: 1
uint8_t int1_status_wom_y: 1
uint8_t int1_status_wom_z: 1
uint8_t int1_status_i3c_protocol_err: 1
uint8_t int1_status_i2cm_done: 1
uint8_t int1_status_apex_event: 1
uint8_t resv_1: 1
```

### 7.72.1 Member Data Documentation

## 7.72.1.1 int1\_status\_apex\_event

```
uint8_t int1_status1_t::int1_status_apex_event
```

## 7.72.1.2 int1\_status\_i2cm\_done

```
uint8_t int1_status1_t::int1_status_i2cm_done
```

## 7.72.1.3 int1\_status\_i3c\_protocol\_err

```
uint8_t int1_status1_t::int1_status_i3c_protocol_err
```

#### 7.72.1.4 int1\_status\_pll\_rdy

```
uint8_t int1_status1_t::int1_status_pll_rdy
```

#### 7.72.1.5 int1 status wom x

```
uint8_t int1_status1_t::int1_status_wom_x
```

#### 7.72.1.6 int1\_status\_wom\_y

```
uint8_t int1_status1_t::int1_status_wom_y
```

#### 7.72.1.7 int1\_status\_wom\_z

```
uint8_t int1_status1_t::int1_status_wom_z
```

### 7.72.1.8 resv\_1

```
uint8_t int1_status1_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.73 int2\_config0\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

- uint8\_t int2\_status\_en\_fifo\_full: 1
- uint8\_t int2\_status\_en\_fifo\_ths: 1
- uint8\_t int2\_status\_en\_drdy: 1
- uint8\_t int2\_status\_en\_aux1\_drdy: 1
- uint8\_t int2\_status\_en\_ap\_fsync: 1
- uint8\_t int2\_status\_en\_ap\_agc\_rdy: 1
- uint8\_t int2\_status\_en\_aux1\_agc\_rdy: 1
- uint8\_t int2\_status\_en\_reset\_done: 1

## 7.73.1 Member Data Documentation

#### 7.73.1.1 int2\_status\_en\_ap\_agc\_rdy

uint8\_t int2\_config0\_t::int2\_status\_en\_ap\_agc\_rdy

## 7.73.1.2 int2\_status\_en\_ap\_fsync

uint8\_t int2\_config0\_t::int2\_status\_en\_ap\_fsync

#### 7.73.1.3 int2 status en aux1 agc rdy

uint8\_t int2\_config0\_t::int2\_status\_en\_aux1\_agc\_rdy

## 7.73.1.4 int2\_status\_en\_aux1\_drdy

 $\verb"uint8_t int2_config0_t:: \verb"int2_status_en_aux1_drdy"$ 

## 7.73.1.5 int2\_status\_en\_drdy

uint8\_t int2\_config0\_t::int2\_status\_en\_drdy

## 7.73.1.6 int2\_status\_en\_fifo\_full

uint8\_t int2\_config0\_t::int2\_status\_en\_fifo\_full

## 7.73.1.7 int2\_status\_en\_fifo\_ths

uint8\_t int2\_config0\_t::int2\_status\_en\_fifo\_ths

#### 7.73.1.8 int2\_status\_en\_reset\_done

```
uint8_t int2_config0_t::int2_status_en_reset_done
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.74 int2 config1 t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

```
uint8_t int2_status_en_pll_rdy: 1
uint8_t int2_status_en_wom_x: 1
uint8_t int2_status_en_wom_y: 1
uint8_t int2_status_en_wom_z: 1
uint8_t int2_status_en_i3c_protocol_err: 1
uint8_t int2_status_en_i2cm_done: 1
uint8_t int2_status_en_apex_event: 1
uint8_t resv_1: 1
```

### 7.74.1 Member Data Documentation

## 7.74.1.1 int2\_status\_en\_apex\_event

```
uint8_t int2_config1_t::int2_status_en_apex_event
```

#### 7.74.1.2 int2\_status\_en\_i2cm\_done

uint8\_t int2\_config1\_t::int2\_status\_en\_i2cm\_done

### 7.74.1.3 int2\_status\_en\_i3c\_protocol\_err

uint8\_t int2\_config1\_t::int2\_status\_en\_i3c\_protocol\_err

## 7.74.1.4 int2\_status\_en\_pll\_rdy

```
\verb"uint8_t int2_config1_t:: \verb"int2_status_en_pll_rdy"
```

## 7.74.1.5 int2\_status\_en\_wom\_x

```
uint8_t int2_config1_t::int2_status_en_wom_x
```

#### 7.74.1.6 int2\_status\_en\_wom\_y

```
uint8_t int2_config1_t::int2_status_en_wom_y
```

## 7.74.1.7 int2\_status\_en\_wom\_z

```
uint8_t int2_config1_t::int2_status_en_wom_z
```

## 7.74.1.8 resv\_1

```
uint8_t int2_config1_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.75 int2\_config2\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

```
uint8_t int2_polarity: 1
```

- uint8\_t int2\_mode: 1
- uint8\_t int2\_drive: 1
- uint8\_t resv\_1: 5

## 7.75.1 Member Data Documentation

## 7.75.1.1 int2\_drive

```
uint8_t int2_config2_t::int2_drive
```

## 7.75.1.2 int2\_mode

```
uint8_t int2_config2_t::int2_mode
```

#### 7.75.1.3 int2\_polarity

```
uint8_t int2_config2_t::int2_polarity
```

## 7.75.1.4 resv\_1

```
uint8_t int2_config2_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.76 int2\_status0\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
uint8_t int2_status_fifo_full: 1
uint8_t int2_status_fifo_ths: 1
uint8_t int2_status_drdy: 1
uint8_t int2_status_aux1_drdy: 1
uint8_t int2_status_ap_fsync: 1
uint8_t int2_status_ap_agc_rdy: 1
uint8_t int2_status_aux1_agc_rdy: 1
uint8_t int2_status_reset_done: 1
```

## 7.76.1 Member Data Documentation

#### 7.76.1.1 int2\_status\_ap\_agc\_rdy

uint8\_t int2\_status0\_t::int2\_status\_ap\_agc\_rdy

## 7.76.1.2 int2\_status\_ap\_fsync

uint8\_t int2\_status0\_t::int2\_status\_ap\_fsync

#### 7.76.1.3 int2 status aux1 agc rdy

uint8\_t int2\_status0\_t::int2\_status\_aux1\_agc\_rdy

## 7.76.1.4 int2\_status\_aux1\_drdy

 $\verb"uint8_t int2_status0_t:: \verb"int2_status_aux1_drdy"$ 

## 7.76.1.5 int2\_status\_drdy

uint8\_t int2\_status0\_t::int2\_status\_drdy

## 7.76.1.6 int2\_status\_fifo\_full

uint8\_t int2\_status0\_t::int2\_status\_fifo\_full

## 7.76.1.7 int2\_status\_fifo\_ths

uint8\_t int2\_status0\_t::int2\_status\_fifo\_ths

#### 7.76.1.8 int2\_status\_reset\_done

```
uint8_t int2_status0_t::int2_status_reset_done
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.77 int2 status1 t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

```
uint8_t int2_status_pll_rdy: 1
uint8_t int2_status_wom_x: 1
uint8_t int2_status_wom_y: 1
uint8_t int2_status_wom_z: 1
uint8_t int2_status_i3c_protocol_err: 1
uint8_t int2_status_i2cm_done: 1
uint8_t int2_status_apex_event: 1
uint8_t resv_1: 1
```

### 7.77.1 Member Data Documentation

## 7.77.1.1 int2\_status\_apex\_event

```
uint8_t int2_status1_t::int2_status_apex_event
```

#### 7.77.1.2 int2\_status\_i2cm\_done

```
uint8_t int2_status1_t::int2_status_i2cm_done
```

## 7.77.1.3 int2\_status\_i3c\_protocol\_err

```
uint8_t int2_status1_t::int2_status_i3c_protocol_err
```

#### 7.77.1.4 int2\_status\_pll\_rdy

```
uint8_t int2_status1_t::int2_status_pll_rdy
```

#### 7.77.1.5 int2\_status\_wom\_x

```
uint8_t int2_status1_t::int2_status_wom_x
```

#### 7.77.1.6 int2\_status\_wom\_y

```
uint8_t int2_status1_t::int2_status_wom_y
```

#### 7.77.1.7 int2\_status\_wom\_z

```
uint8_t int2_status1_t::int2_status_wom_z
```

## 7.77.1.8 resv\_1

```
uint8_t int2_status1_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.78 int\_apex\_config0\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

- uint8\_t int\_status\_mask\_pin\_tap\_detect: 1
- uint8\_t int\_status\_mask\_pin\_high\_g\_det: 1
- uint8\_t int\_status\_mask\_pin\_low\_g\_det: 1
- uint8\_t int\_status\_mask\_pin\_tilt\_det: 1
- uint8\_t int\_status\_mask\_pin\_step\_cnt\_ovfl: 1
- uint8\_t int\_status\_mask\_pin\_step\_det: 1
- uint8\_t int\_status\_mask\_pin\_ff\_det: 1
- uint8\_t int\_status\_mask\_pin\_r2w\_wake\_det: 1

## 7.78.1 Member Data Documentation

#### 7.78.1.1 int\_status\_mask\_pin\_ff\_det

uint8\_t int\_apex\_config0\_t::int\_status\_mask\_pin\_ff\_det

## 7.78.1.2 int\_status\_mask\_pin\_high\_g\_det

uint8\_t int\_apex\_config0\_t::int\_status\_mask\_pin\_high\_g\_det

#### 7.78.1.3 int status mask pin low g det

uint8\_t int\_apex\_config0\_t::int\_status\_mask\_pin\_low\_g\_det

#### 7.78.1.4 int\_status\_mask\_pin\_r2w\_wake\_det

uint8\_t int\_apex\_config0\_t::int\_status\_mask\_pin\_r2w\_wake\_det

## 7.78.1.5 int\_status\_mask\_pin\_step\_cnt\_ovfl

uint8\_t int\_apex\_config0\_t::int\_status\_mask\_pin\_step\_cnt\_ovfl

#### 7.78.1.6 int\_status\_mask\_pin\_step\_det

uint8\_t int\_apex\_config0\_t::int\_status\_mask\_pin\_step\_det

### 7.78.1.7 int\_status\_mask\_pin\_tap\_detect

uint8\_t int\_apex\_config0\_t::int\_status\_mask\_pin\_tap\_detect

#### 7.78.1.8 int\_status\_mask\_pin\_tilt\_det

```
\verb|uint8_t int_apex_config0_t:: int_status_mask_pin_tilt_det|\\
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.79 int\_apex\_config1\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

- uint8\_t int\_status\_mask\_pin\_r2w\_sleep\_det: 1
- uint8\_t int\_status\_mask\_pin\_smd\_det: 1
- uint8\_t int\_status\_mask\_pin\_selftest\_done: 1
- uint8\_t resv\_1: 1
- uint8\_t int\_status\_mask\_pin\_sa\_done: 1
- uint8\_t int\_status\_mask\_pin\_basic\_smd: 1
- uint8\_t resv\_2: 2

#### 7.79.1 Member Data Documentation

## 7.79.1.1 int\_status\_mask\_pin\_basic\_smd

```
\verb"uint8_t int_apex_config1_t:: \verb"int_status_mask_pin_basic_smd"
```

#### 7.79.1.2 int\_status\_mask\_pin\_r2w\_sleep\_det

```
uint8_t int_apex_config1_t::int_status_mask_pin_r2w_sleep_det
```

### 7.79.1.3 int\_status\_mask\_pin\_sa\_done

uint8\_t int\_apex\_config1\_t::int\_status\_mask\_pin\_sa\_done

#### 7.79.1.4 int\_status\_mask\_pin\_selftest\_done

uint8\_t int\_apex\_config1\_t::int\_status\_mask\_pin\_selftest\_done

#### 7.79.1.5 int\_status\_mask\_pin\_smd\_det

uint8\_t int\_apex\_config1\_t::int\_status\_mask\_pin\_smd\_det

#### 7.79.1.6 resv\_1

uint8\_t int\_apex\_config1\_t::resv\_1

## 7.79.1.7 resv\_2

uint8\_t int\_apex\_config1\_t::resv\_2

The documentation for this struct was generated from the following file:


• inv\_imu\_regmap\_le.h

## 7.80 int\_apex\_configx\_t Struct Reference

Registers to configure interrupts for APEX.

#include <inv\_imu\_edmp.h>

Collaboration diagram for int\_apex\_configx\_t:



## **Public Attributes**

- int\_apex\_config0\_t int\_apex\_config0
- int\_apex\_config1\_t int\_apex\_config1

## 7.80.1 Detailed Description

Registers to configure interrupts for APEX.

## 7.80.2 Member Data Documentation

#### 7.80.2.1 int apex config0

```
int_apex_config0_t int_apex_configx_t::int_apex_config0
```

#### 7.80.2.2 int\_apex\_config1

```
int_apex_config1_t int_apex_configx_t::int_apex_config1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_edmp.h

## 7.81 int\_apex\_status0\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

```
uint8_t int_status_tap_det: 1
```

- uint8\_t int\_status\_high\_g\_det: 1
- uint8\_t int\_status\_low\_g\_det: 1
- uint8\_t int\_status\_tilt\_det: 1
- uint8\_t int\_status\_step\_cnt\_ovfl: 1
- uint8\_t int\_status\_step\_det: 1
- uint8\_t int\_status\_ff\_det: 1
- uint8\_t int\_status\_r2w\_wake\_det: 1

#### 7.81.1 Member Data Documentation

## 7.81.1.1 int\_status\_ff\_det

 $\verb|uint8_t int_apex_status0_t:: int_status_ff_det|\\$ 

## 7.81.1.2 int\_status\_high\_g\_det

uint8\_t int\_apex\_status0\_t::int\_status\_high\_g\_det

#### 7.81.1.3 int\_status\_low\_g\_det

uint8\_t int\_apex\_status0\_t::int\_status\_low\_g\_det

## 7.81.1.4 int\_status\_r2w\_wake\_det

uint8\_t int\_apex\_status0\_t::int\_status\_r2w\_wake\_det

## 7.81.1.5 int\_status\_step\_cnt\_ovfl

uint8\_t int\_apex\_status0\_t::int\_status\_step\_cnt\_ovfl

#### 7.81.1.6 int\_status\_step\_det

uint8\_t int\_apex\_status0\_t::int\_status\_step\_det

## 7.81.1.7 int\_status\_tap\_det

uint8\_t int\_apex\_status0\_t::int\_status\_tap\_det

#### 7.81.1.8 int\_status\_tilt\_det

```
uint8_t int_apex_status0_t::int_status_tilt_det
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.82 int apex status1 t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
uint8_t int_status_r2w_sleep_det: 1
uint8_t int_status_smd_det: 1
uint8_t int_status_selftest_done: 1
uint8_t resv_1: 1
uint8_t int_status_sa_done: 1
uint8_t int_status_basic_smd: 1
uint8_t resv_2: 2
```

#### 7.82.1 Member Data Documentation

## 7.82.1.1 int\_status\_basic\_smd

```
\verb|uint8_t int_apex_status1_t:: \verb|int_status_basic_smd||\\
```

#### 7.82.1.2 int\_status\_r2w\_sleep\_det

```
uint8_t int_apex_status1_t::int_status_r2w_sleep_det
```

## 7.82.1.3 int\_status\_sa\_done

```
uint8_t int_apex_status1_t::int_status_sa_done
```

#### 7.82.1.4 int\_status\_selftest\_done

uint8\_t int\_apex\_status1\_t::int\_status\_selftest\_done

#### 7.82.1.5 int\_status\_smd\_det

uint8\_t int\_apex\_status1\_t::int\_status\_smd\_det

#### 7.82.1.6 resv\_1

uint8\_t int\_apex\_status1\_t::resv\_1

## 7.82.1.7 resv\_2

uint8\_t int\_apex\_status1\_t::resv\_2

The documentation for this struct was generated from the following file:


• inv\_imu\_regmap\_le.h

## 7.83 int\_apex\_statusx\_t Struct Reference

Registers to retrieve interrupts status for APEX.

#include <inv\_imu\_edmp.h>

Collaboration diagram for int\_apex\_statusx\_t:



## **Public Attributes**

- int\_apex\_status0\_t int\_apex\_status0
- int\_apex\_status1\_t int\_apex\_status1

## 7.83.1 Detailed Description

Registers to retrieve interrupts status for APEX.

#### 7.83.2 Member Data Documentation

#### 7.83.2.1 int\_apex\_status0

```
int_apex_status0_t int_apex_statusx_t::int_apex_status0
```

#### 7.83.2.2 int\_apex\_status1

```
int_apex_status1_t int_apex_statusx_t::int_apex_status1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_edmp.h

# 7.84 int\_aux2\_config\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

```
uint8_t int_en_aux2_agc_rdy: 1
uint8_t int_en_aux2_reset_done: 1
uint8_t int_en_aux2_pll_rdy: 1
uint8_t int_en_aux2_drdy: 1
uint8_t resv_1: 4
```

#### 7.84.1 Member Data Documentation

#### 7.84.1.1 int\_en\_aux2\_agc\_rdy

```
uint8_t int_aux2_config_t::int_en_aux2_agc_rdy
```

#### 7.84.1.2 int\_en\_aux2\_drdy

```
uint8_t int_aux2_config_t::int_en_aux2_drdy
```

#### 7.84.1.3 int\_en\_aux2\_pll\_rdy

```
uint8_t int_aux2_config_t::int_en_aux2_pll_rdy
```

#### 7.84.1.4 int\_en\_aux2\_reset\_done

```
uint8_t int_aux2_config_t::int_en_aux2_reset_done
```

## 7.84.1.5 resv\_1

```
uint8_t int_aux2_config_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.85 int\_aux2\_status\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

- uint8\_t int\_status\_aux2\_agc\_rdy: 1
- uint8\_t int\_status\_aux2\_reset\_done: 1
- uint8\_t int\_status\_aux2\_pll\_rdy: 1
- uint8\_t int\_status\_aux2\_drdy: 1
- uint8\_t resv\_1: 4

## 7.85.1 Member Data Documentation

## 7.85.1.1 int\_status\_aux2\_agc\_rdy

```
uint8_t int_aux2_status_t::int_status_aux2_agc_rdy
```

#### 7.85.1.2 int\_status\_aux2\_drdy

```
uint8_t int_aux2_status_t::int_status_aux2_drdy
```

#### 7.85.1.3 int\_status\_aux2\_pll\_rdy

```
uint8_t int_aux2_status_t::int_status_aux2_pll_rdy
```

### 7.85.1.4 int\_status\_aux2\_reset\_done

```
uint8_t int_aux2_status_t::int_status_aux2_reset_done
```

## 7.85.1.5 resv\_1

```
uint8_t int_aux2_status_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.86 int\_i2cm\_source\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

- uint8\_t int\_status\_i2cm\_ioc\_ext\_trig\_en: 1
- uint8\_t int\_status\_i2cm\_smc\_ext\_odr\_en: 1
- uint8\_t resv\_1: 6

## 7.86.1 Member Data Documentation

## 7.86.1.1 int\_status\_i2cm\_ioc\_ext\_trig\_en

uint8\_t int\_i2cm\_source\_t::int\_status\_i2cm\_ioc\_ext\_trig\_en

#### 7.86.1.2 int\_status\_i2cm\_smc\_ext\_odr\_en

 $\verb|uint8_t| int_i2cm_source_t:: int_status_i2cm_smc_ext_odr_en|$ 

## 7.86.1.3 resv\_1

uint8\_t int\_i2cm\_source\_t::resv\_1

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.87 int pulse min off intf0 t Struct Reference

#include <inv\_imu\_regmap\_le.h>

#### **Public Attributes**

- uint8\_t int0\_tdeassert\_disable: 3
- uint8\_t resv\_1: 5

### 7.87.1 Member Data Documentation

## 7.87.1.1 int0\_tdeassert\_disable

uint8\_t int\_pulse\_min\_off\_intf0\_t::int0\_tdeassert\_disable

#### 7.87.1.2 resv\_1

```
uint8_t int_pulse_min_off_intf0_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.88 int\_pulse\_min\_off\_intf1\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
• uint8_t int1_tdeassert_disable: 3
```

uint8\_t resv\_1: 5

#### 7.88.1 Member Data Documentation

## 7.88.1.1 int1\_tdeassert\_disable

```
\verb|uint8_t| int_pulse_min_off_intf1_t:: int1_tdeassert_disable|
```

## 7.88.1.2 resv\_1

```
uint8_t int_pulse_min_off_intf1_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.89 int\_pulse\_min\_on\_intf0\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
• uint8_t int0_tpulse_duration: 3
```

uint8\_t resv\_1: 5

## 7.89.1 Member Data Documentation

## 7.89.1.1 int0\_tpulse\_duration

 $\verb|uint8_t| int_pulse_min_on_intf0_t:: int0_tpulse_duration|$ 

## 7.89.1.2 resv\_1

```
uint8_t int_pulse_min_on_intf0_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

## 7.90 int\_pulse\_min\_on\_intf1\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

- uint8\_t int1\_tpulse\_duration: 3
- uint8\_t resv\_1: 5

#### 7.90.1 Member Data Documentation

## 7.90.1.1 int1\_tpulse\_duration

 $\verb|uint8_t| int_pulse_min_on_intf1_t:: int1_tpulse_duration|$ 

### 7.90.1.2 resv\_1

```
uint8_t int_pulse_min_on_intf1_t::resv_1
```

The documentation for this struct was generated from the following file:

# 7.91 intf\_aux\_config\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
uint8_t aux1_spi_mode: 1uint8_t aux1_spi_34_mode: 1uint8_t aux2_spi_mode: 1uint8_t resv_1: 5
```

## 7.91.1 Member Data Documentation

## 7.91.1.1 aux1\_spi\_34\_mode

```
uint8_t intf_aux_config_t::aux1_spi_34_mode
```

#### 7.91.1.2 aux1\_spi\_mode

```
uint8_t intf_aux_config_t::aux1_spi_mode
```

#### 7.91.1.3 aux2 spi mode

```
\verb"uint8_t intf_aux_config_t::aux2_spi_mode"
```

#### 7.91.1.4 resv\_1

```
uint8_t intf_aux_config_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.92 intf\_config0\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

## **Public Attributes**

```
uint8_t ap_spi_mode: 1
uint8_t ap_spi_34_mode: 1
uint8_t resv_1: 3
uint8_t virtual_access_aux1_en: 1
uint8_t resv_2: 2
```

## 7.92.1 Member Data Documentation

## 7.92.1.1 ap\_spi\_34\_mode

```
uint8_t intf_config0_t::ap_spi_34_mode
```

#### 7.92.1.2 ap\_spi\_mode

```
uint8_t intf_config0_t::ap_spi_mode
```

## 7.92.1.3 resv\_1

```
uint8_t intf_config0_t::resv_1
```

#### 7.92.1.4 resv\_2

```
uint8_t intf_config0_t::resv_2
```

## 7.92.1.5 virtual\_access\_aux1\_en

```
uint8_t intf_config0_t::virtual_access_aux1_en
```

The documentation for this struct was generated from the following file:

# 7.93 intf\_config1\_ovrd\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
uint8_t ap_spi_mode_ovrd_val: 1
uint8_t ap_spi_mode_ovrd: 1
uint8_t ap_spi_34_mode_ovrd_val: 1
uint8_t ap_spi_34_mode_ovrd: 1
uint8_t resv_1: 4
```

#### 7.93.1 Member Data Documentation

```
7.93.1.1 ap_spi_34_mode_ovrd
```

```
uint8_t intf_config1_ovrd_t::ap_spi_34_mode_ovrd
```

## 7.93.1.2 ap\_spi\_34\_mode\_ovrd\_val

```
uint8_t intf_config1_ovrd_t::ap_spi_34_mode_ovrd_val
```

## 7.93.1.3 ap\_spi\_mode\_ovrd

```
uint8_t intf_config1_ovrd_t::ap_spi_mode_ovrd
```

### 7.93.1.4 ap\_spi\_mode\_ovrd\_val

```
\verb|uint8_t| intf_config1_ovrd_t::ap_spi_mode_ovrd_val|
```

#### 7.93.1.5 resv\_1

```
uint8_t intf_config1_ovrd_t::resv_1
```

The documentation for this struct was generated from the following file:

# 7.94 intf\_config\_ovrd\_aux1\_t Struct Reference

#include <inv\_imu\_regmap\_le.h>

## **Public Attributes**

- uint8\_t aux1\_spi\_mode\_ovrd\_val: 1
- uint8\_t aux1\_spi\_mode\_ovrd: 1
- uint8\_t aux1\_spi\_34\_mode\_ovrd\_val: 1
- uint8\_t aux1\_spi\_34\_mode\_ovrd: 1
- uint8\_t aux1\_ireg\_auto\_addr\_inc\_dis: 1
- uint8\_t resv\_1: 3

#### 7.94.1 Member Data Documentation

#### 7.94.1.1 aux1\_ireg\_auto\_addr\_inc\_dis

uint8\_t intf\_config\_ovrd\_aux1\_t::aux1\_ireg\_auto\_addr\_inc\_dis

#### 7.94.1.2 aux1\_spi\_34\_mode\_ovrd

 $\verb"uint8_t intf_config_ovrd_aux1_t:: \verb"aux1_spi_34_mode_ovrd"$ 

#### 7.94.1.3 aux1\_spi\_34\_mode\_ovrd\_val

uint8\_t intf\_config\_ovrd\_aux1\_t::aux1\_spi\_34\_mode\_ovrd\_val

#### 7.94.1.4 aux1\_spi\_mode\_ovrd

uint8\_t intf\_config\_ovrd\_aux1\_t::aux1\_spi\_mode\_ovrd

#### 7.94.1.5 aux1\_spi\_mode\_ovrd\_val

uint8\_t intf\_config\_ovrd\_aux1\_t::aux1\_spi\_mode\_ovrd\_val

#### 7.94.1.6 resv\_1

```
uint8_t intf_config_ovrd_aux1_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.95 intf\_config\_ovrd\_aux2\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
• uint8_t aux2_spi_mode_ovrd_val: 1
```

- uint8\_t aux2\_spi\_mode\_ovrd: 1
- uint8\_t aux2\_ireg\_auto\_addr\_inc\_dis: 1
- uint8\_t resv\_1: 5

## 7.95.1 Member Data Documentation

## 7.95.1.1 aux2\_ireg\_auto\_addr\_inc\_dis

```
\verb"uint8_t intf_config_ovrd_aux2_t:: \verb"aux2_ireg_auto_addr_inc_dis"" \\
```

#### 7.95.1.2 aux2 spi mode ovrd

```
uint8_t intf_config_ovrd_aux2_t::aux2_spi_mode_ovrd
```

## 7.95.1.3 aux2\_spi\_mode\_ovrd\_val

```
uint8_t intf_config_ovrd_aux2_t::aux2_spi_mode_ovrd_val
```

#### 7.95.1.4 resv\_1

```
uint8_t intf_config_ovrd_aux2_t::resv_1
```

The documentation for this struct was generated from the following file:


• inv\_imu\_regmap\_le.h

# 7.96 intx\_configx\_t Struct Reference

Required registers to configure interrupts.

```
#include <inv_imu_defs.h>
```

Collaboration diagram for intx\_configx\_t:



#### **Public Attributes**

- int1\_config0\_t int1\_config0
- int1\_config1\_t int1\_config1

## 7.96.1 Detailed Description

Required registers to configure interrupts.

This structure applies to INT1 and INT2 as bit location are the same.

## 7.96.2 Member Data Documentation

#### 7.96.2.1 int1\_config0

```
int1_config0_t intx_configx_t::int1_config0
```

## 7.96.2.2 int1\_config1

```
int1_config1_t intx_configx_t::int1_config1
```

The documentation for this struct was generated from the following file:


• inv\_imu\_defs.h

# 7.97 intx\_statusx\_t Struct Reference

Registers to retrieve interrupts status.

```
#include <inv_imu_defs.h>
```

Collaboration diagram for intx\_statusx\_t:



#### **Public Attributes**

- int1\_status0\_t int1\_status0
- int1\_status1\_t int1\_status1

## 7.97.1 Detailed Description

Registers to retrieve interrupts status.

This structure applies to INT1 and INT2 as bit location are the same.

## 7.97.2 Member Data Documentation

## 7.97.2.1 int1\_status0

int1\_status0\_t intx\_statusx\_t::int1\_status0

## 7.97.2.2 int1\_status1

int1\_status1\_t intx\_statusx\_t::int1\_status1

The documentation for this struct was generated from the following file:


• inv\_imu\_defs.h

# 7.98 inv\_imu\_adv\_fifo\_config\_t Struct Reference

FIFO configuration structure.

#include <inv\_imu\_driver\_advanced.h>

Collaboration diagram for inv\_imu\_adv\_fifo\_config\_t:



#### **Public Attributes**

· inv\_imu\_fifo\_config\_t base\_conf

Basic FIFO configuration.

fifo\_config2\_fifo\_wr\_wm\_gt\_th\_t fifo\_wr\_wm\_gt\_th

Condition to trig watermark interrupt.

• uint8\_t tmst\_fsync\_en

Enable Timestamp or FSYNC delay in FIFO.

• uint8\_t es1\_en

Enable External Sensor 1 to be pushed in FIFO.

• uint8\_t es0\_en

Enable External Sensor 0 to be pushed in FIFO.

fifo\_config4\_fifo\_es0\_6b\_9b\_t es0\_6b\_9b

Size of the External Sensor 0 data (6 bytes or 9 bytes)

• uint8\_t comp\_en

Enable FIFO compression.

fifo\_config4\_fifo\_comp\_nc\_flow\_cfg\_t comp\_nc\_flow\_cfg

Rate at which an uncompressed frame is generated.

• odr\_decimate\_config\_gyro\_fifo\_odr\_dec\_t gyro\_dec

Decimation rate for gyro.

odr\_decimate\_config\_accel\_fifo\_odr\_dec\_t accel\_dec

Decimation rate for accel.

## 7.98.1 Detailed Description

FIFO configuration structure.

#### 7.98.2 Member Data Documentation

#### 7.98.2.1 accel\_dec

```
odr_decimate_config_accel_fifo_odr_dec_t inv_imu_adv_fifo_config_t::accel_dec
```

Decimation rate for accel.

## 7.98.2.2 base\_conf

```
inv_imu_fifo_config_t inv_imu_adv_fifo_config_t::base_conf
```

Basic FIFO configuration.

#### 7.98.2.3 comp\_en

```
uint8_t inv_imu_adv_fifo_config_t::comp_en
```

Enable FIFO compression.

#### 7.98.2.4 comp\_nc\_flow\_cfg

```
fifo\_config4\_fifo\_comp\_nc\_flow\_cfg\_t \ inv\_imu\_adv\_fifo\_config\_t::comp\_nc\_flow\_cfg
```

Rate at which an uncompressed frame is generated.

#### 7.98.2.5 es0\_6b\_9b

```
fifo_config4_fifo_es0_6b_9b_t inv_imu_adv_fifo_config_t::es0_6b_9b
```

Size of the External Sensor 0 data (6 bytes or 9 bytes)

## 7.98.2.6 es0\_en

```
uint8_t inv_imu_adv_fifo_config_t::es0_en
```

Enable External Sensor 0 to be pushed in FIFO.

#### 7.98.2.7 es1 en

```
uint8_t inv_imu_adv_fifo_config_t::es1_en
```

Enable External Sensor 1 to be pushed in FIFO.

#### 7.98.2.8 fifo\_wr\_wm\_gt\_th

```
fifo_config2_fifo_wr_wm_gt_th_t inv_imu_adv_fifo_config_t::fifo_wr_wm_gt_th
```

Condition to trig watermark interrupt.

#### 7.98.2.9 gyro\_dec

```
odr_decimate_config_gyro_fifo_odr_dec_t inv_imu_adv_fifo_config_t::gyro_dec
```

Decimation rate for gyro.

#### 7.98.2.10 tmst\_fsync\_en

```
uint8_t inv_imu_adv_fifo_config_t::tmst_fsync_en
```

Enable Timestamp or FSYNC delay in FIFO.

The documentation for this struct was generated from the following file:

· inv imu driver advanced.h

# 7.99 inv\_imu\_adv\_var\_t Struct Reference

Definition of extended variables.

```
#include <inv_imu_driver_advanced.h>
```

## **Public Attributes**

void(\* sensor\_event\_cb )(inv\_imu\_sensor\_event\_t \*event)

Callback executed when a new sensor event is available.

uint8\_t fifo\_is\_used

Keeps track of FIFO usage.

uint8\_t fifo\_comp\_en

Indicates if FIFO compression is enabled.

fifo\_config0\_fifo\_mode\_t fifo\_mode

Current fifo mode.

• int16\_t accel\_baseline [3]

Baseline for the accel.

• int16\_t gyro\_baseline [3]

Baseline for the gyro.

int16\_t temp\_baseline

Baseline for the temperature sensor.

• uint8\_t accel\_baseline\_found

Flag indicating accel baseline has been found.

• uint8\_t gyro\_baseline\_found

Flag indicating gyro baseline has been found.

• uint8\_t temp\_baseline\_found

Flag indicating temperature baseline has been found.

## 7.99.1 Detailed Description

Definition of extended variables.

#### 7.99.2 Member Data Documentation

## 7.99.2.1 accel\_baseline

```
int16_t inv_imu_adv_var_t::accel_baseline[3]
```

Baseline for the accel.

#### 7.99.2.2 accel\_baseline\_found

```
uint8_t inv_imu_adv_var_t::accel_baseline_found
```

Flag indicating accel baseline has been found.

#### 7.99.2.3 fifo\_comp\_en

```
uint8_t inv_imu_adv_var_t::fifo_comp_en
```

Indicates if FIFO compression is enabled.

#### 7.99.2.4 fifo\_is\_used

```
uint8_t inv_imu_adv_var_t::fifo_is_used
```

Keeps track of FIFO usage.

## 7.99.2.5 fifo\_mode

```
fifo_config0_fifo_mode_t inv_imu_adv_var_t::fifo_mode
```

Current fifo mode.

Required by AN-000364

#### 7.99.2.6 gyro\_baseline

```
int16_t inv_imu_adv_var_t::gyro_baseline[3]
```

Baseline for the gyro.

#### 7.99.2.7 gyro\_baseline\_found

```
uint8_t inv_imu_adv_var_t::gyro_baseline_found
```

Flag indicating gyro baseline has been found.

## 7.99.2.8 sensor\_event\_cb

```
void(* inv_imu_adv_var_t::sensor_event_cb) (inv_imu_sensor_event_t *event)
```

Callback executed when a new sensor event is available.

#### **Parameters**

in	event	Pointer to the sensor event.
----	-------	------------------------------

## 7.99.2.9 temp\_baseline

```
int16_t inv_imu_adv_var_t::temp_baseline
```

Baseline for the temperature sensor.

#### 7.99.2.10 temp\_baseline\_found

```
uint8_t inv_imu_adv_var_t::temp_baseline_found
```

Flag indicating temperature baseline has been found.

The documentation for this struct was generated from the following file:


• inv\_imu\_driver\_advanced.h

# 7.100 inv\_imu\_device\_t Struct Reference

Basic driver configuration structure.

#include <inv\_imu\_driver.h>

Collaboration diagram for inv\_imu\_device\_t:



## **Public Attributes**

inv\_imu\_transport\_t transport

Transport structure.

• uint8\_t fifo\_frame\_size

The calculated FIFO frame size in Bytes.

• uint8\_t endianness\_data

Keeps track of data endianness mode 0 : data in Sensor Registers and FIFO are in Little Endian format 1 : data in Sensor Registers and FIFO are in Big Endian format.

• uint64\_t adv\_var [6]

Memory area reserved for advanced module.

## 7.100.1 Detailed Description

Basic driver configuration structure.

#### 7.100.2 Member Data Documentation

#### 7.100.2.1 adv\_var

```
uint64_t inv_imu_device_t::adv_var[6]
```

Memory area reserved for advanced module.

(only required when using advanced feature set).

Note

In case advanced module is not used, this field can be removed.

#### 7.100.2.2 endianness\_data

```
uint8_t inv_imu_device_t::endianness_data
```

Keeps track of data endianness mode 0 : data in Sensor Registers and FIFO are in Little Endian format 1 : data in Sensor Registers and FIFO are in Big Endian format.

#### 7.100.2.3 fifo\_frame\_size

```
uint8_t inv_imu_device_t::fifo_frame_size
```

The calculated FIFO frame size in Bytes.

#### 7.100.2.4 transport

```
inv_imu_transport_t inv_imu_device_t::transport
```

Transport structure.

The documentation for this struct was generated from the following file:

• inv\_imu\_driver.h

# 7.101 inv\_imu\_edmp\_apex\_parameters\_t Struct Reference

IMU APEX inputs parameters definition.

```
#include <inv_imu_edmp.h>
```

#### **Public Attributes**

- uint32\_t ped\_amp\_th
- uint16\_t ped\_step\_cnt\_th
- uint16\_t ped\_step\_det\_th
- uint16\_t ped\_sb\_timer\_th
- · uint32 t ped hi en th
- uint8\_t ped\_sensitivity\_mode
- · uint32 t ped low en amp th
- uint16\_t tilt\_wait\_time
- uint8\_t smd\_sensitivity
- uint32 t r2w sleep time out
- · uint32 t r2w sleep gesture delay
- uint32\_t r2w\_mounting\_matrix
- · uint32\_t r2w\_gravity\_filter\_gain
- uint32\_t r2w\_motion\_th\_angle\_cosine
- uint32\_t r2w\_motion\_th\_timer\_fast
- · uint32\_t r2w\_motion\_th\_timer\_slow
- uint32\_t r2w\_motion\_prev\_gravity\_timeout
- · uint32\_t r2w\_last\_gravity\_motion\_timer
- · uint32\_t r2w\_last\_gravity\_timeout
- uint32\_t r2w\_gesture\_validity\_timeout
- uint16\_t lowg\_peak\_th
- · uint16 t lowg peak th hyst
- uint16\_t lowg\_time\_th
- uint16 thighg peak th
- · uint16\_t highg\_peak\_th\_hyst
- uint16\_t highg\_time\_th
- uint32\_t ff\_min\_duration
- uint32\_t ff\_max\_duration
- uint32\_t ff\_debounce\_duration
- uint8\_t tap\_min\_jerk
- uint16\_t tap\_tmax
- uint8 t tap tmin
- uint8\_t tap\_max\_peak\_tol
- uint8\_t tap\_smudge\_reject\_th
- uint8\_t tap\_tavg
- int32\_t soft\_iron\_sensitivity\_matrix [9]
- int32\_t hard\_iron\_offset [3]
- uint32 t power save time
- uint8\_t power\_save\_en

## 7.101.1 Detailed Description

IMU APEX inputs parameters definition.

Note

Refer to the datasheet for details on how to configure these parameters.

#### 7.101.2 Member Data Documentation

## 7.101.2.1 ff\_debounce\_duration

uint32\_t inv\_imu\_edmp\_apex\_parameters\_t::ff\_debounce\_duration

## 7.101.2.2 ff\_max\_duration

 $\verb"uint32_t inv_imu_edmp_apex_parameters_t:: \verb"ff_max_duration" \\$ 

## 7.101.2.3 ff\_min\_duration

uint32\_t inv\_imu\_edmp\_apex\_parameters\_t::ff\_min\_duration

#### 7.101.2.4 hard\_iron\_offset

int32\_t inv\_imu\_edmp\_apex\_parameters\_t::hard\_iron\_offset[3]

## 7.101.2.5 highg\_peak\_th

uint16\_t inv\_imu\_edmp\_apex\_parameters\_t::highg\_peak\_th

#### 7.101.2.6 highg\_peak\_th\_hyst

uint16\_t inv\_imu\_edmp\_apex\_parameters\_t::highg\_peak\_th\_hyst

## 7.101.2.7 highg\_time\_th

uint16\_t inv\_imu\_edmp\_apex\_parameters\_t::highg\_time\_th

## 7.101.2.8 lowg\_peak\_th

uint16\_t inv\_imu\_edmp\_apex\_parameters\_t::lowg\_peak\_th

#### 7.101.2.9 lowg\_peak\_th\_hyst

uint16\_t inv\_imu\_edmp\_apex\_parameters\_t::lowg\_peak\_th\_hyst

## 7.101.2.10 lowg\_time\_th

 $\verb|uint16_t| inv_imu_edmp_apex_parameters_t:: lowg_time_th|$ 

## 7.101.2.11 ped\_amp\_th

 $\verb"uint32_t inv_imu_edmp_apex_parameters_t::ped_amp_th$ 

#### 7.101.2.12 ped\_hi\_en\_th

uint32\_t inv\_imu\_edmp\_apex\_parameters\_t::ped\_hi\_en\_th

## 7.101.2.13 ped\_low\_en\_amp\_th

uint32\_t inv\_imu\_edmp\_apex\_parameters\_t::ped\_low\_en\_amp\_th

#### 7.101.2.14 ped sb timer th

uint16\_t inv\_imu\_edmp\_apex\_parameters\_t::ped\_sb\_timer\_th

## 7.101.2.15 ped\_sensitivity\_mode

 $\verb"uint8_t inv_imu_edmp_apex_parameters_t::ped_sensitivity_mode"$ 

## 7.101.2.16 ped\_step\_cnt\_th

uint16\_t inv\_imu\_edmp\_apex\_parameters\_t::ped\_step\_cnt\_th

## 7.101.2.17 ped\_step\_det\_th

uint16\_t inv\_imu\_edmp\_apex\_parameters\_t::ped\_step\_det\_th

## 7.101.2.18 power\_save\_en

 $\verb"uint8_t inv_imu_edmp_apex_parameters_t::power_save_en"$ 

## 7.101.2.19 power\_save\_time

uint32\_t inv\_imu\_edmp\_apex\_parameters\_t::power\_save\_time

#### 7.101.2.20 r2w\_gesture\_validity\_timeout

uint32\_t inv\_imu\_edmp\_apex\_parameters\_t::r2w\_gesture\_validity\_timeout

## 7.101.2.21 r2w\_gravity\_filter\_gain

uint32\_t inv\_imu\_edmp\_apex\_parameters\_t::r2w\_gravity\_filter\_gain

#### 7.101.2.22 r2w last gravity motion timer

uint32\_t inv\_imu\_edmp\_apex\_parameters\_t::r2w\_last\_gravity\_motion\_timer

## 7.101.2.23 r2w\_last\_gravity\_timeout

 $\verb|uint32_t inv_imu_edmp_apex_parameters_t:: r2w_last_gravity_timeout|\\$ 

## 7.101.2.24 r2w\_motion\_prev\_gravity\_timeout

uint32\_t inv\_imu\_edmp\_apex\_parameters\_t::r2w\_motion\_prev\_gravity\_timeout

#### 7.101.2.25 r2w\_motion\_th\_angle\_cosine

uint32\_t inv\_imu\_edmp\_apex\_parameters\_t::r2w\_motion\_th\_angle\_cosine

#### 7.101.2.26 r2w\_motion\_th\_timer\_fast

 $\verb"uint32_t inv_imu_edmp_apex_parameters_t:: \verb"r2w_motion_th_timer_fast" \\$ 

## 7.101.2.27 r2w\_motion\_th\_timer\_slow

 $\verb"uint32_t inv_imu_edmp_apex_parameters_t:: \verb"r2w_motion_th_timer_slow" \\$ 

#### 7.101.2.28 r2w\_mounting\_matrix

uint32\_t inv\_imu\_edmp\_apex\_parameters\_t::r2w\_mounting\_matrix

## 7.101.2.29 r2w\_sleep\_gesture\_delay

uint32\_t inv\_imu\_edmp\_apex\_parameters\_t::r2w\_sleep\_gesture\_delay

#### 7.101.2.30 r2w sleep time out

uint32\_t inv\_imu\_edmp\_apex\_parameters\_t::r2w\_sleep\_time\_out

## 7.101.2.31 smd\_sensitivity

uint8\_t inv\_imu\_edmp\_apex\_parameters\_t::smd\_sensitivity

#### 7.101.2.32 soft\_iron\_sensitivity\_matrix

int32\_t inv\_imu\_edmp\_apex\_parameters\_t::soft\_iron\_sensitivity\_matrix[9]

## 7.101.2.33 tap\_max\_peak\_tol

uint8\_t inv\_imu\_edmp\_apex\_parameters\_t::tap\_max\_peak\_tol

## 7.101.2.34 tap\_min\_jerk

uint8\_t inv\_imu\_edmp\_apex\_parameters\_t::tap\_min\_jerk

#### 7.101.2.35 tap\_smudge\_reject\_th

uint8\_t inv\_imu\_edmp\_apex\_parameters\_t::tap\_smudge\_reject\_th

#### 7.101.2.36 tap\_tavg

uint8\_t inv\_imu\_edmp\_apex\_parameters\_t::tap\_tavg

## 7.101.2.37 tap\_tmax

uint16\_t inv\_imu\_edmp\_apex\_parameters\_t::tap\_tmax

## 7.101.2.38 tap\_tmin

uint8\_t inv\_imu\_edmp\_apex\_parameters\_t::tap\_tmin

## 7.101.2.39 tilt\_wait\_time

 $\verb|uint16_t| inv_imu_edmp_apex_parameters_t:: tilt_wait_time|$ 

The documentation for this struct was generated from the following file:

• inv\_imu\_edmp.h

## 7.102 inv imu edmp b2s parameters t Struct Reference

IMU B2S parameters definition.

```
#include <inv_imu_edmp_wearable.h>
```

#### **Public Attributes**

· uint32\_t b2s\_mounting\_matrix

Specifies mounting matrix to be applied to B2S raw data Set bit 2 : swap X/Y ; flip Z Set bit 1 : flip X ; flip Z Set bit 0 : flip Y ; flip Z.

#### 7.102.1 Detailed Description

IMU B2S parameters definition.

#### 7.102.2 Member Data Documentation

#### 7.102.2.1 b2s\_mounting\_matrix

```
uint32_t inv_imu_edmp_b2s_parameters_t::b2s_mounting_matrix
```

Specifies mounting matrix to be applied to B2S raw data Set bit 2 : swap X/Y; flip Z Set bit 1 : flip X; flip Z Set bit 0 : flip Y; flip Z.

The documentation for this struct was generated from the following file:

• inv\_imu\_edmp\_wearable.h

# 7.103 inv\_imu\_edmp\_int\_state\_t Struct Reference

APEX interrupts definition.

```
#include <inv_imu_edmp.h>
```

## **Public Attributes**

- uint8\_t INV\_TAP
- uint8 t INV HIGHG
- uint8\_t INV\_LOWG
- uint8\_t INV\_TILT\_DET
- uint8\_t INV\_STEP\_CNT\_OVFL
- uint8\_t INV\_STEP\_DET
- uint8\_t INV\_FF
- uint8\_t INV\_R2W
- uint8 t INV B2S
- uint8\_t INV\_R2W\_SLEEP
- uint8\_t INV\_B2S\_REV
- uint8 t INV SMD
- uint8\_t INV\_SELF\_TEST
- uint8\_t INV\_SEC\_AUTH

# 7.103.1 Detailed Description

APEX interrupts definition.

## 7.103.2 Member Data Documentation

## 7.103.2.1 INV\_B2S

uint8\_t inv\_imu\_edmp\_int\_state\_t::INV\_B2S

## 7.103.2.2 INV\_B2S\_REV

uint8\_t inv\_imu\_edmp\_int\_state\_t::INV\_B2S\_REV

## 7.103.2.3 INV\_FF

uint8\_t inv\_imu\_edmp\_int\_state\_t::INV\_FF

## 7.103.2.4 INV\_HIGHG

uint8\_t inv\_imu\_edmp\_int\_state\_t::INV\_HIGHG

## 7.103.2.5 INV\_LOWG

uint8\_t inv\_imu\_edmp\_int\_state\_t::INV\_LOWG

#### 7.103.2.6 INV\_R2W

uint8\_t inv\_imu\_edmp\_int\_state\_t::INV\_R2W

## 7.103.2.7 INV\_R2W\_SLEEP

uint8\_t inv\_imu\_edmp\_int\_state\_t::INV\_R2W\_SLEEP

## 7.103.2.8 INV\_SEC\_AUTH

uint8\_t inv\_imu\_edmp\_int\_state\_t::INV\_SEC\_AUTH

## 7.103.2.9 INV\_SELF\_TEST

uint8\_t inv\_imu\_edmp\_int\_state\_t::INV\_SELF\_TEST

#### 7.103.2.10 INV\_SMD

uint8\_t inv\_imu\_edmp\_int\_state\_t::INV\_SMD

## 7.103.2.11 INV\_STEP\_CNT\_OVFL

uint8\_t inv\_imu\_edmp\_int\_state\_t::INV\_STEP\_CNT\_OVFL

## 7.103.2.12 INV\_STEP\_DET

uint8\_t inv\_imu\_edmp\_int\_state\_t::INV\_STEP\_DET

## 7.103.2.13 INV\_TAP

uint8\_t inv\_imu\_edmp\_int\_state\_t::INV\_TAP

# 7.103.2.14 INV\_TILT\_DET

```
uint8_t inv_imu_edmp_int_state_t::INV_TILT_DET
```

The documentation for this struct was generated from the following file:

• inv imu edmp.h

# 7.104 inv\_imu\_edmp\_pedometer\_data\_t Struct Reference

Pedometer outputs.

```
#include <inv_imu_edmp.h>
```

## **Public Attributes**

• uint16\_t step\_cnt

Number of steps.

• uint8\_t step\_cadence

Walk/Run cadency in number of samples.

• inv\_imu\_edmp\_activity\_class\_t activity\_class

Detected activity.

## 7.104.1 Detailed Description

Pedometer outputs.

#### 7.104.2 Member Data Documentation

#### 7.104.2.1 activity\_class

```
inv_imu_edmp_activity_class_t inv_imu_edmp_pedometer_data_t::activity_class
```

Detected activity.

#### 7.104.2.2 step\_cadence

```
uint8_t inv_imu_edmp_pedometer_data_t::step_cadence
```

Walk/Run cadency in number of samples.

Number of samples between two steps with u6.2 format (8-bits unsigned in Q2). cadency (steps/s) = EDMP $_{\leftarrow}$  ODR $_{\rm HZ}$  / (step $_{\rm cadence}$  \* 0.25)

#### 7.104.2.3 step\_cnt

uint16\_t inv\_imu\_edmp\_pedometer\_data\_t::step\_cnt

Number of steps.

The documentation for this struct was generated from the following file:

• inv\_imu\_edmp.h

# 7.105 inv\_imu\_edmp\_tap\_data\_t Struct Reference

Tap outputs.

#include <inv\_imu\_edmp.h>

## **Public Attributes**

- inv\_imu\_edmp\_tap\_num\_t num
- inv\_imu\_edmp\_tap\_axis\_t axis
- inv\_imu\_edmp\_tap\_dir\_t direction
- uint8\_t double\_tap\_timing

## 7.105.1 Detailed Description

Tap outputs.

## 7.105.2 Member Data Documentation

#### 7.105.2.1 axis

inv\_imu\_edmp\_tap\_axis\_t inv\_imu\_edmp\_tap\_data\_t::axis

#### 7.105.2.2 direction

#### 7.105.2.3 double\_tap\_timing

```
uint8_t inv_imu_edmp_tap_data_t::double_tap_timing
```

#### 7.105.2.4 num

```
inv_imu_edmp_tap_num_t inv_imu_edmp_tap_data_t::num
```

The documentation for this struct was generated from the following file:

• inv\_imu\_edmp.h

# 7.106 inv\_imu\_fifo\_config\_t Struct Reference

Basic FIFO configuration.

```
#include <inv_imu_driver.h>
```

#### **Public Attributes**

• uint8\_t gyro\_en

Enable Gyro in FIFO.

• uint8\_t accel\_en

Enable Accel in FIFO.

• uint8\_t hires\_en

Enable High Resolution mode (20-bits long data)

• uint16\_t fifo\_wm\_th

Watermark threshold value.

• fifo\_config0\_fifo\_mode\_t fifo\_mode

Operating mode of the FIFO.

fifo\_config0\_fifo\_depth\_t fifo\_depth
 FIFO size.

7.106.1 Detailed Description

Basic FIFO configuration.

#### 7.106.2 Member Data Documentation

#### 7.106.2.1 accel\_en

```
uint8_t inv_imu_fifo_config_t::accel_en
```

Enable Accel in FIFO.

## 7.106.2.2 fifo\_depth

```
fifo_config0_fifo_depth_t inv_imu_fifo_config_t::fifo_depth
```

FIFO size.

#### 7.106.2.3 fifo\_mode

```
fifo_config0_fifo_mode_t inv_imu_fifo_config_t::fifo_mode
```

Operating mode of the FIFO.

## 7.106.2.4 fifo\_wm\_th

```
uint16_t inv_imu_fifo_config_t::fifo_wm_th
```

Watermark threshold value.

## 7.106.2.5 gyro\_en

```
uint8_t inv_imu_fifo_config_t::gyro_en
```

Enable Gyro in FIFO.

#### 7.106.2.6 hires\_en

```
uint8_t inv_imu_fifo_config_t::hires_en
```

Enable High Resolution mode (20-bits long data)

The documentation for this struct was generated from the following file:


• inv\_imu\_driver.h

# 7.107 inv\_imu\_fifo\_data\_t Union Reference

One frame of FIFO header+data.

```
#include <inv_imu_driver.h>
```

Collaboration diagram for inv\_imu\_fifo\_data\_t:



## **Public Attributes**

```
• fifo_header_t header
struct {
    fifo_header_t header
    int16_t sensor_data [3]
    int8_t temp_data
  } byte_8
struct {
    fifo_header_t header
    int16_t accel_data [3]
    int16_t gyro_data [3]
    int8_t temp_data
    uint16_t timestamp
  } byte_16
• struct {
    fifo_header_t header
    int32_t accel_data [3]
    int32_t gyro_data [3]
    int16_t temp_data
    uint16_t timestamp
  } byte_20
```

## 7.107.1 Detailed Description

One frame of FIFO header+data.

## 7.107.2 Member Data Documentation

#### 7.107.2.1 accel\_data [1/2]

```
int16_t inv_imu_fifo_data_t::accel_data[3]
```

## 7.107.2.2 accel\_data [2/2]

```
int32_t inv_imu_fifo_data_t::accel_data[3]
```

## 7.107.2.3

```
struct { ... } inv_imu_fifo_data_t::byte_16
```

#### 7.107.2.4

```
struct { ... } inv_imu_fifo_data_t::byte_20
```

#### 7.107.2.5

```
struct { ... } inv_imu_fifo_data_t::byte_8
```

## 7.107.2.6 gyro\_data [1/2]

```
int16_t inv_imu_fifo_data_t::gyro_data[3]
```

## 7.107.2.7 gyro\_data [2/2]

```
int32_t inv_imu_fifo_data_t::gyro_data[3]
```

## 7.107.2.8 header

```
fifo_header_t inv_imu_fifo_data_t::header
```

#### 7.107.2.9 sensor\_data

```
int16_t inv_imu_fifo_data_t::sensor_data[3]
```

#### 7.107.2.10 temp\_data [1/2]

```
int8_t inv_imu_fifo_data_t::temp_data
```

## 7.107.2.11 temp\_data [2/2]

```
int16_t inv_imu_fifo_data_t::temp_data
```

## 7.107.2.12 timestamp

```
uint16_t inv_imu_fifo_data_t::timestamp
```

The documentation for this union was generated from the following file:

• inv\_imu\_driver.h

# 7.108 inv\_imu\_int\_pin\_config\_t Struct Reference

Interrupts pin configuration.

```
#include <inv_imu_defs.h>
```

## **Public Attributes**

- intx\_config2\_intx\_polarity\_t int\_polarity
- intx\_config2\_intx\_mode\_t int\_mode
- intx\_config2\_intx\_drive\_t int\_drive

## 7.108.1 Detailed Description

Interrupts pin configuration.

#### 7.108.2 Member Data Documentation

#### 7.108.2.1 int drive

```
intx_config2_intx_drive_t inv_imu_int_pin_config_t::int_drive
```

#### 7.108.2.2 int\_mode

```
\verb"intx_config2_intx_mode_t inv_imu_int_pin_config_t:: \verb"int_mode"
```

#### 7.108.2.3 int\_polarity

```
\verb"intx_config2_intx_polarity_t inv_imu_int_pin_config_t:: \verb"int_polarity_t" inv_imu_int_pin_config_t:: \verb"int_
```

The documentation for this struct was generated from the following file:

• inv\_imu\_defs.h

## 7.109 inv\_imu\_int\_state\_t Struct Reference

Interrupts definition.

```
#include <inv_imu_driver.h>
```

#### **Public Attributes**

- uint8\_t INV\_FIFO\_FULL
- uint8\_t INV\_FIFO\_THS
- uint8\_t INV\_UI\_DRDY
- uint8\_t INV\_OIS1
- uint8\_t INV\_UI\_FSYNC
- uint8\_t INV\_AGC\_RDY
- uint8\_t INV\_OIS1\_AGC\_RDY
- uint8\_t INV\_RESET\_DONE
- uint8\_t INV\_PLL\_RDY
- uint8\_t INV\_WOM\_X
- uint8\_t INV\_WOM\_Y
- uint8\_t INV\_WOM\_Z
- uint8 t INV I3C PROT ERR
- uint8\_t INV\_I2CM\_DONE
- uint8\_t INV\_EDMP\_EVENT

# 7.109.1 Detailed Description

Interrupts definition.

## 7.109.2 Member Data Documentation

## 7.109.2.1 INV\_AGC\_RDY

uint8\_t inv\_imu\_int\_state\_t::INV\_AGC\_RDY

## 7.109.2.2 INV\_EDMP\_EVENT

uint8\_t inv\_imu\_int\_state\_t::INV\_EDMP\_EVENT

## 7.109.2.3 INV\_FIFO\_FULL

uint8\_t inv\_imu\_int\_state\_t::INV\_FIFO\_FULL

## 7.109.2.4 INV\_FIFO\_THS

uint8\_t inv\_imu\_int\_state\_t::INV\_FIFO\_THS

## 7.109.2.5 INV\_I2CM\_DONE

uint8\_t inv\_imu\_int\_state\_t::INV\_I2CM\_DONE

## 7.109.2.6 INV\_I3C\_PROT\_ERR

uint8\_t inv\_imu\_int\_state\_t::INV\_I3C\_PROT\_ERR

## 7.109.2.7 INV\_OIS1

uint8\_t inv\_imu\_int\_state\_t::INV\_OIS1

## 7.109.2.8 INV\_OIS1\_AGC\_RDY

uint8\_t inv\_imu\_int\_state\_t::INV\_OIS1\_AGC\_RDY

## 7.109.2.9 INV\_PLL\_RDY

uint8\_t inv\_imu\_int\_state\_t::INV\_PLL\_RDY

#### 7.109.2.10 INV\_RESET\_DONE

uint8\_t inv\_imu\_int\_state\_t::INV\_RESET\_DONE

## 7.109.2.11 INV\_UI\_DRDY

uint8\_t inv\_imu\_int\_state\_t::INV\_UI\_DRDY

## 7.109.2.12 INV\_UI\_FSYNC

uint8\_t inv\_imu\_int\_state\_t::INV\_UI\_FSYNC

## 7.109.2.13 INV\_WOM\_X

uint8\_t inv\_imu\_int\_state\_t::INV\_WOM\_X

#### 7.109.2.14 INV\_WOM\_Y

uint8\_t inv\_imu\_int\_state\_t::INV\_WOM\_Y

#### 7.109.2.15 INV\_WOM\_Z

```
uint8_t inv_imu_int_state_t::INV_WOM_Z
```

The documentation for this struct was generated from the following file:

• inv\_imu\_driver.h

# 7.110 inv\_imu\_selftest\_output\_t Struct Reference

Self-test outputs.

```
#include <inv_imu_selftest.h>
```

#### **Public Attributes**

· int8\_t accel\_status

Global accel self-test status.

int8\_t gyro\_status

Global gyro self-test status.

• int8\_t ax\_status

AX self-test status.

• int8\_t ay\_status

AY self-test status.

int8\_t az\_status

AZ self-test status.

int8\_t gx\_status

GX self-test status.

• int8\_t gy\_status

GY self-test status.

• int8\_t gz\_status

GZ self-test status.

## 7.110.1 Detailed Description

Self-test outputs.

#### 7.110.2 Member Data Documentation

#### 7.110.2.1 accel\_status

```
\verb|int8_t inv_imu_selftest_output_t:: accel_status|\\
```

Global accel self-test status.

1 for success, 0 otherwise.

## 7.110.2.2 ax\_status

 $\verb"int8_t inv_imu_selftest_output_t::ax_status"$ 

AX self-test status.

1 for success, 0 otherwise.

#### 7.110.2.3 ay\_status

int8\_t inv\_imu\_selftest\_output\_t::ay\_status

AY self-test status.

1 for success, 0 otherwise.

## 7.110.2.4 az\_status

int8\_t inv\_imu\_selftest\_output\_t::az\_status

AZ self-test status.

1 for success, 0 otherwise.

## 7.110.2.5 gx\_status

int8\_t inv\_imu\_selftest\_output\_t::gx\_status

GX self-test status.

1 for success, 0 otherwise.

## 7.110.2.6 gy\_status

 $\verb"int8_t inv_imu_selftest_output_t::gy_status"$ 

GY self-test status.

1 for success, 0 otherwise.

## 7.110.2.7 gyro\_status

int8\_t inv\_imu\_selftest\_output\_t::gyro\_status

Global gyro self-test status.

1 for success, 0 otherwise.

#### 7.110.2.8 gz\_status

```
int8_t inv_imu_selftest_output_t::gz_status
```

GZ self-test status.

1 for success, 0 otherwise.

The documentation for this struct was generated from the following file:

· inv imu selftest.h

# 7.111 inv\_imu\_selftest\_parameters\_t Struct Reference

Self-Test parameters.

```
#include <inv_imu_selftest.h>
```

#### **Public Attributes**

· uint8\_t accel\_en

If set, enable accel self-test.

• uint8\_t gyro\_en

If set, enable gyro self-test.

• selftest\_average\_time\_t avg\_time

Averaging time used to perform self-test.

selftest\_accel\_threshold\_t accel\_limit

Tolerance between factory trim and accel self-test response.

• selftest\_gyro\_threshold\_t gyro\_limit

Tolerance between factory trim and gyro self-test response.

• uint32\_t patch\_settings

Mechanism for adding patches to self-test operations.

## 7.111.1 Detailed Description

Self-Test parameters.

#### 7.111.2 Member Data Documentation

#### 7.111.2.1 accel\_en

```
uint8_t inv_imu_selftest_parameters_t::accel_en
```

If set, enable accel self-test.

#### 7.111.2.2 accel\_limit

```
selftest_accel_threshold_t inv_imu_selftest_parameters_t::accel_limit
```

Tolerance between factory trim and accel self-test response.

#### 7.111.2.3 avg\_time

```
selftest_average_time_t inv_imu_selftest_parameters_t::avg_time
```

Averaging time used to perform self-test.

# 7.111.2.4 gyro\_en

```
uint8_t inv_imu_selftest_parameters_t::gyro_en
```

If set, enable gyro self-test.

## 7.111.2.5 gyro\_limit

```
selftest_gyro_threshold_t inv_imu_selftest_parameters_t::gyro_limit
```

Tolerance between factory trim and gyro self-test response.

## 7.111.2.6 patch\_settings

```
uint32_t inv_imu_selftest_parameters_t::patch_settings
```

Mechanism for adding patches to self-test operations.

The documentation for this struct was generated from the following file:

· inv\_imu\_selftest.h

# 7.112 inv imu sensor data t Struct Reference

Sensor data from registers.

```
#include <inv_imu_defs.h>
```

## **Public Attributes**

- int16\_t accel\_data [3]
- int16\_t gyro\_data [3]
- int16\_t temp\_data

# 7.112.1 Detailed Description

Sensor data from registers.

#### 7.112.2 Member Data Documentation

#### 7.112.2.1 accel\_data

```
int16_t inv_imu_sensor_data_t::accel_data[3]
```

## 7.112.2.2 gyro\_data

```
int16_t inv_imu_sensor_data_t::gyro_data[3]
```

## 7.112.2.3 temp\_data

```
int16_t inv_imu_sensor_data_t::temp_data
```

The documentation for this struct was generated from the following file:

• inv\_imu\_defs.h

# 7.113 inv\_imu\_sensor\_event\_t Struct Reference

Sensor event structure definition.

```
#include <inv_imu_driver_advanced.h>
```

# **Public Attributes**

· int sensor\_mask

Specifies which sensors are available in the event (defined by inv\_imu\_sensor\_id\_t as a mask)

• uint16\_t timestamp\_fsync

Value of the FIFO timestamp (if FIFO is used)

• int16\_t accel [3]

Accel raw data.

• int16\_t gyro [3]

Gyro raw data.

• int16\_t temperature

Temperature raw data.

• int8\_t accel\_high\_res [3]

High-res portion of the accel raw data (if using high-res mode)

• int8\_t gyro\_high\_res [3]

High-res portion of the accel raw data (if using high-res mode)

• uint8\_t es0 [9]

Buffer for external sensor 0 connected to EDMP.

• uint8 t es1 [6]

Buffer for external sensor 1 connected to EDMP.

# 7.113.1 Detailed Description

Sensor event structure definition.

#### 7.113.2 Member Data Documentation

# 7.113.2.1 accel

```
int16_t inv_imu_sensor_event_t::accel[3]
```

Accel raw data.

### 7.113.2.2 accel\_high\_res

```
int8_t inv_imu_sensor_event_t::accel_high_res[3]
```

High-res portion of the accel raw data (if using high-res mode)

# 7.113.2.3 es0

```
uint8_t inv_imu_sensor_event_t::es0[9]
```

Buffer for external sensor 0 connected to EDMP.

#### 7.113.2.4 es1

```
uint8_t inv_imu_sensor_event_t::es1[6]
```

Buffer for external sensor 1 connected to EDMP.

# 7.113.2.5 gyro

```
int16_t inv_imu_sensor_event_t::gyro[3]
```

Gyro raw data.

# 7.113.2.6 gyro\_high\_res

```
int8_t inv_imu_sensor_event_t::gyro_high_res[3]
```

High-res portion of the accel raw data (if using high-res mode)

#### 7.113.2.7 sensor\_mask

```
int inv_imu_sensor_event_t::sensor_mask
```

Specifies which sensors are available in the event (defined by inv\_imu\_sensor\_id\_t as a mask)

# 7.113.2.8 temperature

```
int16_t inv_imu_sensor_event_t::temperature
```

Temperature raw data.

#### 7.113.2.9 timestamp\_fsync

```
uint16_t inv_imu_sensor_event_t::timestamp_fsync
```

Value of the FIFO timestamp (if FIFO is used)

The documentation for this struct was generated from the following file:

• inv\_imu\_driver\_advanced.h

# 7.114 inv\_imu\_transport\_t Struct Reference

Structure dedicated to transport layer transport interface.

```
#include <inv_imu_transport.h>
```

#### **Public Attributes**

inv\_imu\_read\_reg\_t read\_reg

Function pointer to read register(s).

• inv\_imu\_write\_reg\_t write\_reg

Function pointer to write register(s).

• uint32\_t serif\_type

Serial interface type.

void(\* sleep\_us )(uint32\_t us)

Callback to sleep function.

# 7.114.1 Detailed Description

Structure dedicated to transport layer transport interface.

#### 7.114.2 Member Data Documentation

# 7.114.2.1 read\_reg

```
inv_imu_read_reg_t inv_imu_transport_t::read_reg
```

Function pointer to read register(s).

#### 7.114.2.2 serif\_type

```
uint32_t inv_imu_transport_t::serif_type
```

Serial interface type.

# 7.114.2.3 sleep\_us

```
void(* inv_imu_transport_t::sleep_us) (uint32_t us)
```

Callback to sleep function.

#### **Parameters**

in	us	Time to sleep in microseconds.
----	----	--------------------------------

# 7.114.2.4 write\_reg

```
inv_imu_write_reg_t inv_imu_transport_t::write_reg
```

Function pointer to write register(s).

The documentation for this struct was generated from the following file:

· inv\_imu\_transport.h

# 7.115 ioc\_pad\_scenario\_aux\_ovrd\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

```
uint8_t aux1_enable_ovrd_val: 1
uint8_t aux1_enable_ovrd: 1
uint8_t aux1_mode_ovrd_val: 2
uint8_t aux1_mode_ovrd: 1
uint8_t aux2_enable_ovrd_val: 1
uint8_t aux2_enable_ovrd: 1
```

• uint8\_t resv\_1: 1

#### 7.115.1 Member Data Documentation

# 7.115.1.1 aux1\_enable\_ovrd

```
uint8_t ioc_pad_scenario_aux_ovrd_t::aux1_enable_ovrd
```

# 7.115.1.2 aux1\_enable\_ovrd\_val

```
\verb"uint8_t ioc_pad_scenario_aux_ovrd_t:: \verb"aux1_enable_ovrd_val" \\
```

#### 7.115.1.3 aux1\_mode\_ovrd

uint8\_t ioc\_pad\_scenario\_aux\_ovrd\_t::aux1\_mode\_ovrd

#### 7.115.1.4 aux1\_mode\_ovrd\_val

uint8\_t ioc\_pad\_scenario\_aux\_ovrd\_t::aux1\_mode\_ovrd\_val

### 7.115.1.5 aux2\_enable\_ovrd

uint8\_t ioc\_pad\_scenario\_aux\_ovrd\_t::aux2\_enable\_ovrd

#### 7.115.1.6 aux2\_enable\_ovrd\_val

uint8\_t ioc\_pad\_scenario\_aux\_ovrd\_t::aux2\_enable\_ovrd\_val

# 7.115.1.7 resv\_1

uint8\_t ioc\_pad\_scenario\_aux\_ovrd\_t::resv\_1

The documentation for this struct was generated from the following file:

inv\_imu\_regmap\_le.h

# 7.116 ioc pad scenario ovrd t Struct Reference

#include <inv\_imu\_regmap\_le.h>

#### **Public Attributes**

- uint8\_t pads\_int2\_cfg\_ovrd\_val: 2
- uint8\_t pads\_int2\_cfg\_ovrd: 1
- uint8\_t resv\_1: 5

#### 7.116.1 Member Data Documentation

# 7.116.1.1 pads\_int2\_cfg\_ovrd

```
uint8_t ioc_pad_scenario_ovrd_t::pads_int2_cfg_ovrd
```

# 7.116.1.2 pads\_int2\_cfg\_ovrd\_val

```
uint8_t ioc_pad_scenario_ovrd_t::pads_int2_cfg_ovrd_val
```

#### 7.116.1.3 resv\_1

```
uint8_t ioc_pad_scenario_ovrd_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.117 ioc\_pad\_scenario\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

```
uint8_t aux1_enable: 1uint8_t aux1_mode: 2uint8_t aux2_enable: 1uint8_t pads_int2_cfg: 2
```

• uint8\_t resv\_1: 2

# 7.117.1 Member Data Documentation

# 7.117.1.1 aux1\_enable

```
uint8_t ioc_pad_scenario_t::aux1_enable
```

# 7.117.1.2 aux1\_mode

```
uint8_t ioc_pad_scenario_t::aux1_mode
```

# 7.117.1.3 aux2\_enable

```
uint8_t ioc_pad_scenario_t::aux2_enable
```

#### 7.117.1.4 pads\_int2\_cfg

```
uint8_t ioc_pad_scenario_t::pads_int2_cfg
```

#### 7.117.1.5 resv\_1

```
uint8_t ioc_pad_scenario_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.118 ipreg\_bar\_reg\_57\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

```
uint8_t resv_1: 5uint8_t io_opt1: 1uint8_t io_opt0: 1uint8_t resv_2: 1
```

#### 7.118.1 Member Data Documentation

# 7.118.1.1 io\_opt0

```
uint8_t ipreg_bar_reg_57_t::io_opt0
```

# 7.118.1.2 io\_opt1

```
uint8_t ipreg_bar_reg_57_t::io_opt1
```

#### 7.118.1.3 resv\_1

```
uint8_t ipreg_bar_reg_57_t::resv_1
```

#### 7.118.1.4 resv\_2

```
uint8_t ipreg_bar_reg_57_t::resv_2
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.119 ipreg\_bar\_reg\_58\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

```
uint8_t io_opt2: 1
uint8_t resv_1: 2
uint8_t pads_ap_cs_pe_trim_d2a: 1
uint8_t pads_ap_cs_pud_trim_d2a: 1
uint8_t resv_2: 1
uint8_t pads_ap_sclk_pe_trim_d2a: 1
uint8_t pads_ap_sclk_pud_trim_d2a: 1
```

# 7.119.1 Member Data Documentation

# 7.119.1.1 io\_opt2

uint8\_t ipreg\_bar\_reg\_58\_t::io\_opt2

# 7.119.1.2 pads\_ap\_cs\_pe\_trim\_d2a

uint8\_t ipreg\_bar\_reg\_58\_t::pads\_ap\_cs\_pe\_trim\_d2a

#### 7.119.1.3 pads\_ap\_cs\_pud\_trim\_d2a

uint8\_t ipreg\_bar\_reg\_58\_t::pads\_ap\_cs\_pud\_trim\_d2a

# 7.119.1.4 pads\_ap\_sclk\_pe\_trim\_d2a

uint8\_t ipreg\_bar\_reg\_58\_t::pads\_ap\_sclk\_pe\_trim\_d2a

# 7.119.1.5 pads\_ap\_sclk\_pud\_trim\_d2a

uint8\_t ipreg\_bar\_reg\_58\_t::pads\_ap\_sclk\_pud\_trim\_d2a

#### 7.119.1.6 resv\_1

uint8\_t ipreg\_bar\_reg\_58\_t::resv\_1

# 7.119.1.7 resv\_2

uint8\_t ipreg\_bar\_reg\_58\_t::resv\_2

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.120 ipreg\_bar\_reg\_59\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
uint8_t resv_1: 1
uint8_t pads_ap_sdi_pe_trim_d2a: 1
uint8_t pads_ap_sdi_pud_trim_d2a: 1
uint8_t resv_2: 1
uint8_t pads_ap_sdo_pe_trim_d2a: 1
uint8_t pads_ap_sdo_pud_trim_d2a: 1
uint8_t resv_3: 1
uint8_t pads_pin7_pe_trim_d2a: 1
```

#### 7.120.1 Member Data Documentation

# 7.120.1.1 pads\_ap\_sdi\_pe\_trim\_d2a

```
uint8_t ipreg_bar_reg_59_t::pads_ap_sdi_pe_trim_d2a
```

### 7.120.1.2 pads\_ap\_sdi\_pud\_trim\_d2a

```
uint8_t ipreg_bar_reg_59_t::pads_ap_sdi_pud_trim_d2a
```

#### 7.120.1.3 pads\_ap\_sdo\_pe\_trim\_d2a

```
uint8_t ipreg_bar_reg_59_t::pads_ap_sdo_pe_trim_d2a
```

#### 7.120.1.4 pads\_ap\_sdo\_pud\_trim\_d2a

uint8\_t ipreg\_bar\_reg\_59\_t::pads\_ap\_sdo\_pud\_trim\_d2a

# 7.120.1.5 pads\_pin7\_pe\_trim\_d2a

```
uint8_t ipreg_bar_reg_59_t::pads_pin7_pe_trim_d2a
```

#### 7.120.1.6 resv\_1

```
uint8_t ipreg_bar_reg_59_t::resv_1
```

# 7.120.1.7 resv\_2

```
uint8_t ipreg_bar_reg_59_t::resv_2
```

#### 7.120.1.8 resv\_3

```
uint8_t ipreg_bar_reg_59_t::resv_3
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.121 ipreg\_bar\_reg\_60\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

```
uint8_t pads_pin7_cs_pud_trim_d2a: 1
uint8_t resv_1: 1
uint8_t pads_aux1_cs_pe_trim_d2a: 1
uint8_t pads_aux1_cs_pud_trim_d2a: 1
uint8_t pads_aux_sclk_tp2_from_pad_disable_trim_d2a: 1
uint8_t pads_aux1_sclk_pe_trim_d2a: 1
uint8_t pads_aux1_sclk_pud_trim_d2a: 1
uint8_t resv_2: 1
```

# 7.121.1 Member Data Documentation

# 7.121.1.1 pads\_aux1\_cs\_pe\_trim\_d2a

uint8\_t ipreg\_bar\_reg\_60\_t::pads\_aux1\_cs\_pe\_trim\_d2a

# 7.121.1.2 pads\_aux1\_cs\_pud\_trim\_d2a

uint8\_t ipreg\_bar\_reg\_60\_t::pads\_aux1\_cs\_pud\_trim\_d2a

#### 7.121.1.3 pads\_aux1\_sclk\_pe\_trim\_d2a

uint8\_t ipreg\_bar\_reg\_60\_t::pads\_aux1\_sclk\_pe\_trim\_d2a

# 7.121.1.4 pads\_aux1\_sclk\_pud\_trim\_d2a

uint8\_t ipreg\_bar\_reg\_60\_t::pads\_aux1\_sclk\_pud\_trim\_d2a

# 7.121.1.5 pads\_aux\_sclk\_tp2\_from\_pad\_disable\_trim\_d2a

uint8\_t ipreg\_bar\_reg\_60\_t::pads\_aux\_sclk\_tp2\_from\_pad\_disable\_trim\_d2a

#### 7.121.1.6 pads\_pin7\_cs\_pud\_trim\_d2a

uint8\_t ipreg\_bar\_reg\_60\_t::pads\_pin7\_cs\_pud\_trim\_d2a

# 7.121.1.7 resv\_1

uint8\_t ipreg\_bar\_reg\_60\_t::resv\_1

#### 7.121.1.8 resv\_2

```
uint8_t ipreg_bar_reg_60_t::resv_2
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.122 ipreg bar reg 61 t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

```
uint8_t pads_aux1_sdi_pe_trim_d2a: 1
uint8_t pads_aux1_sdi_pud_trim_d2a: 1
uint8_t resv_1: 1
uint8_t pads_aux1_sdo_pe_trim_d2a: 1
uint8_t pads_aux1_sdo_pud_trim_d2a: 1
uint8_t resv_2: 1
```

uint8\_t pads\_int1\_pe\_trim\_d2a: 1

• uint8\_t pads\_int1\_pud\_trim\_d2a: 1

### 7.122.1 Member Data Documentation

# 7.122.1.1 pads\_aux1\_sdi\_pe\_trim\_d2a

```
uint8_t ipreg_bar_reg_61_t::pads_aux1_sdi_pe_trim_d2a
```

#### 7.122.1.2 pads\_aux1\_sdi\_pud\_trim\_d2a

uint8\_t ipreg\_bar\_reg\_61\_t::pads\_aux1\_sdi\_pud\_trim\_d2a

### 7.122.1.3 pads\_aux1\_sdo\_pe\_trim\_d2a

uint8\_t ipreg\_bar\_reg\_61\_t::pads\_aux1\_sdo\_pe\_trim\_d2a

# 7.122.1.4 pads\_aux1\_sdo\_pud\_trim\_d2a

```
uint8_t ipreg_bar_reg_61_t::pads_aux1_sdo_pud_trim_d2a
```

# 7.122.1.5 pads\_int1\_pe\_trim\_d2a

```
uint8_t ipreg_bar_reg_61_t::pads_int1_pe_trim_d2a
```

#### 7.122.1.6 pads\_int1\_pud\_trim\_d2a

```
uint8_t ipreg_bar_reg_61_t::pads_int1_pud_trim_d2a
```

#### 7.122.1.7 resv\_1

```
uint8_t ipreg_bar_reg_61_t::resv_1
```

# 7.122.1.8 resv\_2

```
uint8_t ipreg_bar_reg_61_t::resv_2
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.123 ipreg\_bar\_reg\_62\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

- uint8\_t resv\_1: 1
- uint8\_t pads\_int2\_pe\_trim\_d2a: 1
- uint8\_t pads\_int2\_pud\_trim\_d2a: 1
- uint8\_t resv\_2: 5

# 7.123.1 Member Data Documentation

#### 7.123.1.1 pads\_int2\_pe\_trim\_d2a

```
uint8_t ipreg_bar_reg_62_t::pads_int2_pe_trim_d2a
```

#### 7.123.1.2 pads\_int2\_pud\_trim\_d2a

```
uint8_t ipreg_bar_reg_62_t::pads_int2_pud_trim_d2a
```

### 7.123.1.3 resv\_1

```
uint8_t ipreg_bar_reg_62_t::resv_1
```

#### 7.123.1.4 resv\_2

```
uint8_t ipreg_bar_reg_62_t::resv_2
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.124 ipreg\_misc\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

```
uint8_t resv_1: 1uint8_t edmp_idle: 1uint8 t resv 2: 6
```

### 7.124.1 Member Data Documentation

#### 7.124.1.1 edmp\_idle

```
uint8_t ipreg_misc_t::edmp_idle
```

# 7.124.1.2 resv\_1

```
uint8_t ipreg_misc_t::resv_1
```

#### 7.124.1.3 resv\_2

```
uint8_t ipreg_misc_t::resv_2
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.125 ipreg\_sys1\_reg\_166\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

```
uint8_t resv_1: 3uint8_t gyro_afsr_mode: 2uint8_t gyro_src_ctrl: 2uint8_t resv_2: 1
```

# 7.125.1 Member Data Documentation

# 7.125.1.1 gyro\_afsr\_mode

```
uint8_t ipreg_sys1_reg_166_t::gyro_afsr_mode
```

# 7.125.1.2 gyro\_src\_ctrl

```
uint8_t ipreg_sys1_reg_166_t::gyro_src_ctrl
```

#### 7.125.1.3 resv\_1

```
uint8_t ipreg_sys1_reg_166_t::resv_1
```

#### 7.125.1.4 resv 2

```
uint8_t ipreg_sys1_reg_166_t::resv_2
```

The documentation for this struct was generated from the following file:

• inv imu regmap le.h

# 7.126 ipreg\_sys1\_reg\_168\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

- uint8\_t gyro\_afsr\_shared: 1uint8\_t gyro\_ois\_m6\_byp: 1
- uint8\_t resv\_1: 6

#### 7.126.1 Member Data Documentation

#### 7.126.1.1 gyro\_afsr\_shared

```
uint8_t ipreg_sys1_reg_168_t::gyro_afsr_shared
```

#### 7.126.1.2 gyro\_ois\_m6\_byp

```
uint8_t ipreg_sys1_reg_168_t::gyro_ois_m6_byp
```

#### 7.126.1.3 resv\_1

```
uint8_t ipreg_sys1_reg_168_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.127 ipreg\_sys1\_reg\_170\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

```
uint8_t resv_1: 1
```

- uint8\_t gyro\_lp\_avg\_sel: 4
- uint8\_t gyro\_ois\_hpfbw\_sel: 3

#### 7.127.1 Member Data Documentation

#### 7.127.1.1 gyro\_lp\_avg\_sel

```
uint8_t ipreg_sys1_reg_170_t::gyro_lp_avg_sel
```

# 7.127.1.2 gyro\_ois\_hpfbw\_sel

```
uint8_t ipreg_sys1_reg_170_t::gyro_ois_hpfbw_sel
```

### 7.127.1.3 resv\_1

```
uint8_t ipreg_sys1_reg_170_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.128 ipreg\_sys1\_reg\_171\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

- uint8\_t gyro\_ois\_lpf1bw\_sel: 3uint8\_t gyro\_ois\_lpf2bw\_sel: 3
- uint8 t resv 1:2

### 7.128.1 Member Data Documentation

#### 7.128.1.1 gyro\_ois\_lpf1bw\_sel

```
uint8_t ipreg_sys1_reg_171_t::gyro_ois_lpf1bw_sel
```

#### 7.128.1.2 gyro ois lpf2bw sel

```
uint8_t ipreg_sys1_reg_171_t::gyro_ois_lpf2bw_sel
```

#### 7.128.1.3 resv\_1

```
uint8_t ipreg_sys1_reg_171_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.129 ipreg\_sys1\_reg\_172\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

- uint8\_t gyro\_ui\_lpfbw\_sel: 3
- uint8\_t resv\_1: 4
- uint8\_t gyro\_ois\_hpf1\_byp: 1

# 7.129.1 Member Data Documentation

# 7.129.1.1 gyro\_ois\_hpf1\_byp

```
uint8_t ipreg_sys1_reg_172_t::gyro_ois_hpf1_byp
```

#### 7.129.1.2 gyro\_ui\_lpfbw\_sel

```
uint8_t ipreg_sys1_reg_172_t::gyro_ui_lpfbw_sel
```

# 7.129.1.3 resv\_1

```
uint8_t ipreg_sys1_reg_172_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.130 ipreg\_sys1\_reg\_173\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
• uint8_t gyro_ois_hpf2_byp: 1
```

• uint8\_t resv\_1: 7

# 7.130.1 Member Data Documentation

### 7.130.1.1 gyro\_ois\_hpf2\_byp

```
uint8_t ipreg_sys1_reg_173_t::gyro_ois_hpf2_byp
```

#### 7.130.1.2 resv\_1

```
uint8_t ipreg_sys1_reg_173_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.131 ipreg\_sys2\_reg\_123\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

```
uint8_t accel_src_ctrl: 2
```

• uint8 t resv 1:6

#### 7.131.1 Member Data Documentation

#### 7.131.1.1 accel\_src\_ctrl

```
uint8_t ipreg_sys2_reg_123_t::accel_src_ctrl
```

#### 7.131.1.2 resv\_1

```
uint8_t ipreg_sys2_reg_123_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv imu regmap le.h

# 7.132 ipreg\_sys2\_reg\_129\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
• uint8_t accel_lp_avg_sel: 4
```

- uint8\_t accel\_ois\_hpfbw\_sel: 3
- uint8\_t resv\_1: 1

#### 7.132.1 Member Data Documentation

#### 7.132.1.1 accel lp avg sel

```
uint8_t ipreg_sys2_reg_129_t::accel_lp_avg_sel
```

#### 7.132.1.2 accel\_ois\_hpfbw\_sel

```
uint8_t ipreg_sys2_reg_129_t::accel_ois_hpfbw_sel
```

#### 7.132.1.3 resv\_1

```
uint8_t ipreg_sys2_reg_129_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.133 ipreg\_sys2\_reg\_130\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

```
• uint8_t accel_ois_lpf1bw_sel: 3
```

- uint8\_t accel\_ois\_lpf2bw\_sel: 3
- uint8 t resv 1:2

# 7.133.1 Member Data Documentation

### 7.133.1.1 accel\_ois\_lpf1bw\_sel

```
uint8_t ipreg_sys2_reg_130_t::accel_ois_lpf1bw_sel
```

# 7.133.1.2 accel\_ois\_lpf2bw\_sel

```
uint8_t ipreg_sys2_reg_130_t::accel_ois_lpf2bw_sel
```

#### 7.133.1.3 resv\_1

```
uint8_t ipreg_sys2_reg_130_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.134 ipreg\_sys2\_reg\_131\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

- uint8\_t accel\_ui\_lpfbw\_sel: 3
- uint8 t resv 1:5

#### 7.134.1 Member Data Documentation

# 7.134.1.1 accel\_ui\_lpfbw\_sel

```
uint8_t ipreg_sys2_reg_131_t::accel_ui_lpfbw_sel
```

#### 7.134.1.2 resv\_1

```
uint8_t ipreg_sys2_reg_131_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.135 ipreg\_sys2\_reg\_132\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

```
uint8_t accel_ois_hpf1_byp: 1
uint8_t accel_ois_hpf2_byp: 1
uint8_t accel_ois_m6_byp: 1
uint8_t resv_1: 5
```

# 7.135.1 Member Data Documentation

#### 7.135.1.1 accel\_ois\_hpf1\_byp

```
uint8_t ipreg_sys2_reg_132_t::accel_ois_hpf1_byp
```

# 7.135.1.2 accel\_ois\_hpf2\_byp

```
uint8_t ipreg_sys2_reg_132_t::accel_ois_hpf2_byp
```

#### 7.135.1.3 accel\_ois\_m6\_byp

```
uint8_t ipreg_sys2_reg_132_t::accel_ois_m6_byp
```

# 7.135.1.4 resv\_1

```
uint8_t ipreg_sys2_reg_132_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.136 ireg\_addr\_15\_8\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

• uint8\_t ireg\_addr\_15\_8: 8

# 7.136.1 Member Data Documentation

# 7.136.1.1 ireg\_addr\_15\_8

```
uint8_t ireg_addr_15_8_t::ireg_addr_15_8
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.137 ireg\_addr\_7\_0\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

• uint8\_t ireg\_addr\_7\_0: 8

### 7.137.1 Member Data Documentation

# 7.137.1.1 ireg\_addr\_7\_0

```
uint8_t ireg_addr_7_0_t::ireg_addr_7_0
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.138 ireg\_data\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

• uint8\_t ireg\_data: 8

# 7.138.1 Member Data Documentation

# 7.138.1.1 ireg\_data

```
uint8_t ireg_data_t::ireg_data
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.139 isr\_0\_7\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
uint8_t int_status_accel_drdy_pin_0: 1
uint8_t resv_1: 2
uint8_t int_status_ext_odr_drdy_pin_0: 1
uint8_t resv_2: 1
uint8_t int_status_on_demand_pin_0: 1
uint8_t resv_3: 2
```

#### 7.139.1 Member Data Documentation

# 7.139.1.1 int\_status\_accel\_drdy\_pin\_0

```
uint8_t isr_0_7_t::int_status_accel_drdy_pin_0
```

#### 7.139.1.2 int\_status\_ext\_odr\_drdy\_pin\_0

```
uint8_t isr_0_7_t::int_status_ext_odr_drdy_pin_0
```

#### 7.139.1.3 int\_status\_on\_demand\_pin\_0

```
uint8_t isr_0_7_t::int_status_on_demand_pin_0
```

# 7.139.1.4 resv\_1

```
uint8_t isr_0_7_t::resv_1
```

#### 7.139.1.5 resv\_2

```
uint8_t isr_0_7_t::resv_2
```

#### 7.139.1.6 resv\_3

```
uint8_t isr_0_7_t::resv_3
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.140 isr\_16\_23\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

```
uint8_t int_status_accel_drdy_pin_2: 1
uint8_t resv_1: 2
uint8_t int_status_ext_odr_drdy_pin_2: 1
uint8_t resv_2: 1
uint8_t int_status_on_demand_pin_2: 1
uint8_t resv_3: 2
```

#### 7.140.1 Member Data Documentation

# 7.140.1.1 int\_status\_accel\_drdy\_pin\_2

 $\verb|uint8_t isr_16_23_t:: \verb|int_status_accel_drdy_pin_2||$ 

# 7.140.1.2 int\_status\_ext\_odr\_drdy\_pin\_2

uint8\_t isr\_16\_23\_t::int\_status\_ext\_odr\_drdy\_pin\_2

# 7.140.1.3 int\_status\_on\_demand\_pin\_2

uint8\_t isr\_16\_23\_t::int\_status\_on\_demand\_pin\_2

#### 7.140.1.4 resv\_1

uint8\_t isr\_16\_23\_t::resv\_1

# 7.140.1.5 resv\_2

uint8\_t isr\_16\_23\_t::resv\_2

# 7.140.1.6 resv\_3

uint8\_t isr\_16\_23\_t::resv\_3

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.141 isr\_8\_15\_t Struct Reference

#include <inv\_imu\_regmap\_le.h>

# **Public Attributes**

```
uint8_t int_status_accel_drdy_pin_1: 1
uint8_t resv_1: 2
uint8_t int_status_ext_odr_drdy_pin_1: 1
uint8_t resv_2: 1
uint8_t int_status_on_demand_pin_1: 1
uint8_t resv_3: 2
```

# 7.141.1 Member Data Documentation

# 7.141.1.1 int\_status\_accel\_drdy\_pin\_1

```
uint8_t isr_8_15_t::int_status_accel_drdy_pin_1
```

### 7.141.1.2 int\_status\_ext\_odr\_drdy\_pin\_1

```
uint8_t isr_8_15_t::int_status_ext_odr_drdy_pin_1
```

# 7.141.1.3 int\_status\_on\_demand\_pin\_1

```
uint8_t isr_8_15_t::int_status_on_demand_pin_1
```

#### 7.141.1.4 resv\_1

```
uint8_t isr_8_15_t::resv_1
```

#### 7.141.1.5 resv\_2

```
uint8_t isr_8_15_t::resv_2
```

#### 7.141.1.6 resv\_3

```
uint8_t isr_8_15_t::resv_3
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.142 odr\_decimate\_config\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

```
• uint8_t accel_fifo_odr_dec: 4
```

• uint8\_t gyro\_fifo\_odr\_dec: 4

#### 7.142.1 Member Data Documentation

```
7.142.1.1 accel_fifo_odr_dec
```

```
uint8_t odr_decimate_config_t::accel_fifo_odr_dec
```

#### 7.142.1.2 gyro\_fifo\_odr\_dec

```
uint8_t odr_decimate_config_t::gyro_fifo_odr_dec
```

The documentation for this struct was generated from the following file:

• inv imu regmap le.h

# 7.143 pwr\_mgmt0\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
• uint8_t accel_mode: 2
```

- uint8\_t gyro\_mode: 2
- uint8\_t resv\_1: 4

# 7.143.1 Member Data Documentation

#### 7.143.1.1 accel mode

```
uint8_t pwr_mgmt0_t::accel_mode
```

#### 7.143.1.2 gyro\_mode

```
uint8_t pwr_mgmt0_t::gyro_mode
```

### 7.143.1.3 resv\_1

```
uint8_t pwr_mgmt0_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.144 pwr\_mgmt\_aux1\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

```
uint8_t accel_aux1_en: 1uint8_t gyro_aux1_en: 1uint8_t resv_1: 6
```

# 7.144.1 Member Data Documentation

# 7.144.1.1 accel\_aux1\_en

```
uint8_t pwr_mgmt_aux1_t::accel_aux1_en
```

# 7.144.1.2 gyro\_aux1\_en

```
\verb"uint8_t pwr_mgmt_aux1_t::gyro_aux1_en"
```

# 7.144.1.3 resv\_1

```
uint8_t pwr_mgmt_aux1_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.145 pwr\_mgmt\_aux2\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

- uint8\_t accel\_aux2\_en: 1
- uint8\_t gyro\_aux2\_en: 1
- uint8\_t resv\_1: 6

#### 7.145.1 Member Data Documentation

# 7.145.1.1 accel\_aux2\_en

```
uint8_t pwr_mgmt_aux2_t::accel_aux2_en
```

# 7.145.1.2 gyro\_aux2\_en

```
uint8_t pwr_mgmt_aux2_t::gyro_aux2_en
```

# 7.145.1.3 resv\_1

```
uint8_t pwr_mgmt_aux2_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.146 reg\_host\_msg\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

```
uint8_t testopenable: 1uint8_t resv_1: 4uint8_t edmp_on_demand_en: 1uint8_t resv_2: 2
```

# 7.146.1 Member Data Documentation

# 7.146.1.1 edmp\_on\_demand\_en

```
uint8_t reg_host_msg_t::edmp_on_demand_en
```

#### 7.146.1.2 resv\_1

```
uint8_t reg_host_msg_t::resv_1
```

# 7.146.1.3 resv\_2

```
uint8_t reg_host_msg_t::resv_2
```

#### 7.146.1.4 testopenable

```
uint8_t reg_host_msg_t::testopenable
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.147 reg\_misc1\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

```
uint8_t osc_id_ovrd: 4uint8 t resv 1: 4
```

#### 7.147.1 Member Data Documentation

# 7.147.1.1 osc\_id\_ovrd

```
uint8_t reg_misc1_t::osc_id_ovrd
```

#### 7.147.1.2 resv\_1

```
uint8_t reg_misc1_t::resv_1
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.148 reg\_misc2\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

#### **Public Attributes**

```
• uint8_t ireg_done: 1
```

- uint8\_t soft\_rst: 1
- uint8\_t resv\_1: 6

# 7.148.1 Member Data Documentation

# 7.148.1.1 ireg\_done

uint8\_t reg\_misc2\_t::ireg\_done

# 7.148.1.2 resv\_1

uint8\_t reg\_misc2\_t::resv\_1

#### 7.148.1.3 soft\_rst

uint8\_t reg\_misc2\_t::soft\_rst

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.149 rtc config t Struct Reference

#include <inv\_imu\_regmap\_le.h>

# **Public Attributes**

- uint8\_t resv\_1: 5uint8\_t rtc\_mode: 1uint8\_t rtc\_align: 1uint8\_t resv\_2: 1
- 7.149.1 Member Data Documentation

# 7.149.1.1 resv\_1

uint8\_t rtc\_config\_t::resv\_1

# 7.149.1.2 resv\_2

```
uint8_t rtc_config_t::resv_2
```

# 7.149.1.3 rtc\_align

```
uint8_t rtc_config_t::rtc_align
```

#### 7.149.1.4 rtc\_mode

```
uint8_t rtc_config_t::rtc_mode
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.150 selftest\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

# **Public Attributes**

```
uint8_t en_ax_st: 1
uint8_t en_ay_st: 1
uint8_t en_az_st: 1
uint8_t en_gx_st: 1
uint8_t en_gy_st: 1
uint8_t en_gz_st: 1
uint8_t resv_1: 2
```

#### 7.150.1 Member Data Documentation

# 7.150.1.1 en\_ax\_st

```
uint8_t selftest_t::en_ax_st
```

### 7.150.1.2 en\_ay\_st

uint8\_t selftest\_t::en\_ay\_st

### 7.150.1.3 en\_az\_st

uint8\_t selftest\_t::en\_az\_st

### 7.150.1.4 en\_gx\_st

uint8\_t selftest\_t::en\_gx\_st

### 7.150.1.5 en\_gy\_st

uint8\_t selftest\_t::en\_gy\_st

### 7.150.1.6 en\_gz\_st

uint8\_t selftest\_t::en\_gz\_st

### 7.150.1.7 resv\_1

uint8\_t selftest\_t::resv\_1

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.151 sifs\_i3c\_stc\_cfg\_t Struct Reference

#include <inv\_imu\_regmap\_le.h>

250 Class Documentation

### **Public Attributes**

```
uint8_t resv_1: 2uint8_t i3c_stc_mode: 1uint8_t resv_2: 5
```

### 7.151.1 Member Data Documentation

### 7.151.1.1 i3c\_stc\_mode

```
uint8_t sifs_i3c_stc_cfg_t::i3c_stc_mode
```

### 7.151.1.2 resv\_1

```
uint8_t sifs_i3c_stc_cfg_t::resv_1
```

### 7.151.1.3 resv\_2

```
uint8_t sifs_i3c_stc_cfg_t::resv_2
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.152 sifs\_ixc\_error\_status\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

### **Public Attributes**

```
uint8_t sifs_ixc_timeout_err: 1uint8_t aux1_sifs_ixc_timeout_err: 1uint8_t resv_1: 6
```

### 7.152.1 Member Data Documentation

### 7.152.1.1 aux1\_sifs\_ixc\_timeout\_err

```
\verb|uint8_t sifs_ixc_error_status_t:: \verb|aux1_sifs_ixc_timeout_err||\\
```

### 7.152.1.2 resv\_1

uint8\_t sifs\_ixc\_error\_status\_t::resv\_1

### 7.152.1.3 sifs\_ixc\_timeout\_err

```
uint8_t sifs_ixc_error_status_t::sifs_ixc_timeout_err
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.153 smc\_control\_0\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

### **Public Attributes**

```
uint8_t tmst_en: 1uint8_t tmst_fsync_en: 1uint8_t tmst_force_aux_fine_en: 1
```

uint8\_t temp\_dis: 1

• uint8\_t accel\_lp\_clk\_sel: 1

• uint8\_t resv\_1: 3

### 7.153.1 Member Data Documentation

### 7.153.1.1 accel\_lp\_clk\_sel

```
uint8_t smc_control_0_t::accel_lp_clk_sel
```

252 Class Documentation

### 7.153.1.2 resv\_1

```
uint8_t smc_control_0_t::resv_1
```

### 7.153.1.3 temp\_dis

```
\verb"uint8_t smc_control_0_t:: temp_dis"
```

### 7.153.1.4 tmst\_en

```
uint8_t smc_control_0_t::tmst_en
```

### 7.153.1.5 tmst\_force\_aux\_fine\_en

```
uint8_t smc_control_0_t::tmst_force_aux_fine_en
```

### 7.153.1.6 tmst\_fsync\_en

```
uint8_t smc_control_0_t::tmst_fsync_en
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

### 7.154 smc control 1 t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

### **Public Attributes**

```
uint8_t resv_1: 3uint8_t sreg_aux_accel_only_en: 1uint8_t resv_2: 4
```

### 7.154.1 Member Data Documentation

### 7.154.1.1 resv\_1

```
uint8_t smc_control_1_t::resv_1
```

### 7.154.1.2 resv\_2

```
uint8_t smc_control_1_t::resv_2
```

### 7.154.1.3 sreg\_aux\_accel\_only\_en

```
uint8_t smc_control_1_t::sreg_aux_accel_only_en
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.155 sreg\_ctrl\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

### **Public Attributes**

uint8\_t resv\_2: 6

```
uint8_t resv_1: 1uint8_t sreg_data_endian_sel: 1
```

### 7.155.1 Member Data Documentation

### 7.155.1.1 resv\_1

```
uint8_t sreg_ctrl_t::resv_1
```

### 7.155.1.2 resv\_2

```
uint8_t sreg_ctrl_t::resv_2
```

254 Class Documentation

### 7.155.1.3 sreg\_data\_endian\_sel

```
uint8_t sreg_ctrl_t::sreg_data_endian_sel
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.156 status\_mask\_pin\_0\_7\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

### **Public Attributes**

```
• uint8_t int_accel_drdy_pin_0_dis: 1
```

- uint8\_t resv\_1: 2
- uint8\_t int\_ext\_odr\_drdy\_pin\_0\_dis: 1
- uint8\_t resv\_2: 1
- uint8\_t int\_on\_demand\_pin\_0\_dis: 1
- uint8\_t resv\_3: 2

### 7.156.1 Member Data Documentation

### 7.156.1.1 int\_accel\_drdy\_pin\_0\_dis

```
\verb|uint8_t status_mask_pin_0_7_t:: \verb|int_accel_drdy_pin_0_dis||
```

### 7.156.1.2 int\_ext\_odr\_drdy\_pin\_0\_dis

```
uint8_t status_mask_pin_0_7_t::int_ext_odr_drdy_pin_0_dis
```

### 7.156.1.3 int\_on\_demand\_pin\_0\_dis

```
\verb|uint8_t status_mask_pin_0_7_t:: \verb|int_on_demand_pin_0_dis|\\
```

### 7.156.1.4 resv\_1

uint8\_t status\_mask\_pin\_0\_7\_t::resv\_1

### 7.156.1.5 resv\_2

uint8\_t status\_mask\_pin\_0\_7\_t::resv\_2

### 7.156.1.6 resv\_3

uint8\_t status\_mask\_pin\_0\_7\_t::resv\_3

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.157 status\_mask\_pin\_16\_23\_t Struct Reference

#include <inv\_imu\_regmap\_le.h>

### **Public Attributes**

- uint8\_t int\_accel\_drdy\_pin\_2\_dis: 1
- uint8\_t resv\_1: 2
- uint8\_t int\_ext\_odr\_drdy\_pin\_2\_dis: 1
- uint8\_t resv\_2: 1
- uint8\_t int\_on\_demand\_pin\_2\_dis: 1
- uint8\_t resv\_3: 2

### 7.157.1 Member Data Documentation

### 7.157.1.1 int\_accel\_drdy\_pin\_2\_dis

uint8\_t status\_mask\_pin\_16\_23\_t::int\_accel\_drdy\_pin\_2\_dis

256 Class Documentation

### 7.157.1.2 int\_ext\_odr\_drdy\_pin\_2\_dis

 $\verb|uint8_t status_mask_pin_16_23_t:: int_ext_odr_drdy_pin_2\_dis|\\$ 

### 7.157.1.3 int\_on\_demand\_pin\_2\_dis

uint8\_t status\_mask\_pin\_16\_23\_t::int\_on\_demand\_pin\_2\_dis

### 7.157.1.4 resv\_1

uint8\_t status\_mask\_pin\_16\_23\_t::resv\_1

### 7.157.1.5 resv 2

uint8\_t status\_mask\_pin\_16\_23\_t::resv\_2

### 7.157.1.6 resv\_3

uint8\_t status\_mask\_pin\_16\_23\_t::resv\_3

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.158 status\_mask\_pin\_8\_15\_t Struct Reference

#include <inv\_imu\_regmap\_le.h>

### **Public Attributes**

- uint8\_t int\_accel\_drdy\_pin\_1\_dis: 1
- uint8\_t resv\_1: 2
- uint8\_t int\_ext\_odr\_drdy\_pin\_1\_dis: 1
- uint8\_t resv\_2: 1
- uint8\_t int\_on\_demand\_pin\_1\_dis: 1
- uint8\_t resv\_3: 2

### 7.158.1 Member Data Documentation

### 7.158.1.1 int\_accel\_drdy\_pin\_1\_dis

 $\verb|uint8_t status_mask_pin_8_15_t:: \verb|int_accel_drdy_pin_1_dis||$ 

### 7.158.1.2 int\_ext\_odr\_drdy\_pin\_1\_dis

uint8\_t status\_mask\_pin\_8\_15\_t::int\_ext\_odr\_drdy\_pin\_1\_dis

### 7.158.1.3 int\_on\_demand\_pin\_1\_dis

 $\verb|uint8_t status_mask_pin_8_15_t:: \verb|int_on_demand_pin_1_dis||$ 

### 7.158.1.4 resv\_1

uint8\_t status\_mask\_pin\_8\_15\_t::resv\_1

### 7.158.1.5 resv 2

uint8\_t status\_mask\_pin\_8\_15\_t::resv\_2

### 7.158.1.6 resv\_3

uint8\_t status\_mask\_pin\_8\_15\_t::resv\_3

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.159 stc\_config\_t Struct Reference

#include <inv\_imu\_regmap\_le.h>

258 Class Documentation

### **Public Attributes**

```
uint8_t resv_1: 2uint8_t stc_sensor_sel: 2uint8_t resv_2: 4
```

### 7.159.1 Member Data Documentation

### 7.159.1.1 resv\_1

```
uint8_t stc_config_t::resv_1
```

### 7.159.1.2 resv\_2

```
uint8_t stc_config_t::resv_2
```

### 7.159.1.3 stc\_sensor\_sel

```
uint8_t stc_config_t::stc_sensor_sel
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.160 sw\_pll1\_trim\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

### **Public Attributes**

```
• uint8_t sw_pll1_trim: 8
```

### 7.160.1 Member Data Documentation

### 7.160.1.1 sw\_pll1\_trim

```
\verb"uint8_t sw_pll1\_trim_t::sw_pll1\_trim"
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

# 7.161 tmst\_wom\_config\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

### **Public Attributes**

```
uint8_t wom_int_dur: 2
uint8_t wom_int_mode: 1
uint8_t wom_mode: 1
uint8_t wom_en: 1
uint8_t tmst_resol: 1
uint8_t tmst_delta_en: 1
uint8_t resv_1: 1
```

### 7.161.1 Member Data Documentation

### 7.161.1.1 resv\_1

```
uint8_t tmst_wom_config_t::resv_1
```

### 7.161.1.2 tmst\_delta\_en

```
\verb"uint8_t tmst_wom_config_t::tmst_delta_en"
```

### 7.161.1.3 tmst\_resol

```
uint8_t tmst_wom_config_t::tmst_resol
```

260 Class Documentation

### 7.161.1.4 wom\_en

```
uint8_t tmst_wom_config_t::wom_en
```

### 7.161.1.5 wom\_int\_dur

```
uint8_t tmst_wom_config_t::wom_int_dur
```

### 7.161.1.6 wom\_int\_mode

```
uint8_t tmst_wom_config_t::wom_int_mode
```

### 7.161.1.7 wom\_mode

```
uint8_t tmst_wom_config_t::wom_mode
```

The documentation for this struct was generated from the following file:

• inv\_imu\_regmap\_le.h

### 7.162 who\_am\_i\_t Struct Reference

```
#include <inv_imu_regmap_le.h>
```

### **Public Attributes**

uint8\_t who\_am\_i: 8

### 7.162.1 Member Data Documentation

### 7.162.1.1 who\_am\_i

```
uint8_t who_am_i_t::who_am_i
```

The documentation for this struct was generated from the following file:


• inv\_imu\_regmap\_le.h

# **Chapter 8**


# **File Documentation**

# 8.1 inv\_imu\_defs.h File Reference

```
#include <stdint.h>
#include "imu/inv_imu.h"
#include "imu/inv_imu_regmap_le.h"
Include dependency graph for inv_imu_defs.h:
```



This graph shows which files directly or indirectly include this file:



### **Classes**

· struct inv\_imu\_sensor\_data\_t

Sensor data from registers.

· union fifo\_header\_t

Describe the content of the FIFO header.

• union fifo\_comp\_header\_t

Describe the content of the FIFO header for compressed packets.

· union fifo\_header2\_t

Describe the content of the second FIFO header.

• union fifo\_comp\_decode\_t

Describe the content of the FIFO Compression Decoding Tag.

• struct fifo\_configx\_t

Required registers to configure FIFO.

· struct intx\_configx\_t

Required registers to configure interrupts.

struct intx\_statusx\_t

Registers to retrieve interrupts status.

· struct inv\_imu\_int\_pin\_config\_t

Interrupts pin configuration.

### **Macros**

• #define INV\_IMU\_OK 0

Success.

• #define INV\_IMU\_ERROR -1

Unspecified error.

• #define INV\_IMU\_ERROR\_TRANSPORT -3

Error occurred at transport level.

• #define INV\_IMU\_ERROR\_TIMEOUT -4

Action did not complete in the expected time window.

#define INV\_IMU\_ERROR\_BAD\_ARG -11

Invalid argument provided.

#define INV IMU ERROR EDMP ODR -126

EDMP ODR decimator reconfiguration is needed.

#define INV IMU ERROR EDMP BUF EMPTY -127

EDMP buffer is empty.

- #define INV IMU DISABLE (0U)
- #define INV\_IMU\_ENABLE (1U)
- #define ACC STARTUP TIME US 10000
- #define GYR\_STARTUP\_TIME\_US 70000
- #define ACCEL DATA SIZE 6
- #define GYRO DATA SIZE 6
- #define TEMP DATA SIZE 2
- #define FIFO HEADER SIZE 1
- #define FIFO\_TEMP\_DATA\_SIZE 1
- #define FIFO\_TS\_FSYNC\_SIZE 2
- #define FIFO\_TEMP\_HIGH\_RES\_SIZE 1
- #define FIFO ACCEL GYRO HIGH RES SIZE 3
- #define FIFO ES0 6B DATA SIZE 6
- #define FIFO\_ES0\_9B\_DATA\_SIZE 9
- #define FIFO ES1 DATA SIZE 6
- #define INVALID\_VALUE\_FIFO ((int16\_t)0x8000)
- #define INVALID VALUE FIFO 1B ((int8 t)0x80)
- #define OUT OF BOUND TEMP NEG FIFO 1B ((int8 t)0x81)
- #define OUT\_OF\_BOUND\_TEMP\_POS\_FIFO\_1B ((int8\_t)0x7F)
- #define FIFO\_COMP\_X2\_COMPRESSION 0
- #define FIFO\_COMP\_X3\_COMPRESSION 1
- #define FIFO\_COMP\_X4\_COMPRESSION 2
- #define FIFO\_COMP\_1\_SAMPLE\_IN\_FRAME 0
- #define FIFO\_COMP\_2\_SAMPLES\_IN\_FRAME 1
- #define FIFO\_COMP\_3\_SAMPLES\_IN\_FRAME 2
- #define FIFO\_COMP\_4\_SAMPLES\_IN\_FRAME 3
- #define INT5\_TO\_INT8(in) (((in) < 16) ? ((int8\_t)(in)) : ((int8\_t)(in)-32))</li>

Converts an integer from a 5-bits signed to a 8-bits signed.

#define INT4\_TO\_INT8(in) (((in) < 8) ? ((int8\_t)(in)) : ((int8\_t)(in)-16))</li>

Converts an integer from a 4-bits signed to a 8-bits signed.

- #define EDMP\_INT\_SRC\_ACCEL\_DRDY\_MASK 0x01
- #define EDMP\_INT\_SRC\_GYRO\_DRDY\_MASK 0x02
- #define EDMP\_INT\_SRC\_EXT\_INT\_DRDY\_MASK 0x04
- #define EDMP\_INT\_SRC\_EXT\_ODR\_DRDY\_MASK 0x08
- #define EDMP\_INT\_SRC\_WOM\_DRDY\_MASK 0x10
- #define EDMP\_INT\_SRC\_ON\_DEMAND\_MASK 0x20
- #define TAP TMAX 400HZ 198
- #define TAP\_TMAX\_800HZ 396
- #define TAP\_TMIN\_400HZ 66
- #define TAP TMIN 800HZ 132
- #define TAP\_SMUDGE\_REJECT\_THR\_400HZ 34
- #define TAP\_SMUDGE\_REJECT\_THR\_800HZ 68
- #define STC\_RESULTS\_ACCEL\_X\_MASK 0x0001
- #define STC\_RESULTS\_ACCEL\_Y\_MASK 0x0002
- #define STC\_RESULTS\_ACCEL\_Z\_MASK 0x0004
- #define STC RESULTS GYRO X MASK 0x0008
- #define STC\_RESULTS\_GYRO\_Y\_MASK 0x0010

- #define STC\_RESULTS\_GYRO\_Z\_MASK 0x0020
- #define STC RESULTS ST STATUS MASK 0x00C0
- #define STC\_RESULTS\_ACCEL\_SC\_MASK 0x0300
- #define STC RESULTS GYRO SC MASK 0x0C00
- #define SELFTESTCAL INIT EN MASK 0x0001
- #define SELFTESTCAL INIT EN 0x0001
- #define SELFTESTCAL INIT DIS 0x0000
- #define SELFTEST ACCEL EN MASK 0x0002
- #define SELFTEST ACCEL EN 0x0002
- #define SELFTEST\_ACCEL\_DIS 0x0000
- #define SELFTEST\_GYRO\_EN\_MASK 0x0004
- #define SELFTEST GYRO EN 0x0004
- #define SELFTEST GYRO DIS 0x0000
- #define SELFTEST AVERAGE TIME MASK 0x0380
- #define SELFTEST\_ACCEL\_THRESH\_MASK 0x1C00
- #define SELFTEST GYRO THRESH MASK 0xE000

#### **Enumerations**

```
    enum inv_imu_int_num_t { INV_IMU_INT1 , INV_IMU_INT2 }
        Interrupt number.
```

- enum pwr\_mgmt0\_gyro\_mode\_t { PWR\_MGMT0\_GYRO\_MODE\_LN = 0x03 , PWR\_MGMT0\_GYRO\_MODE\_LP = 0x02 , PWR MGMT0 GYRO MODE STANDBY = 0x01 , PWR MGMT0 GYRO MODE OFF = 0x00 }
- enum pwr\_mgmt0\_accel\_mode\_t { PWR\_MGMT0\_ACCEL\_MODE\_LN = 0x03 , PWR\_MGMT0\_ACCEL\_MODE\_LP = 0x02 , PWR\_MGMT0\_ACCEL\_MODE\_OFF = 0x00 }
- enum intx\_config2\_intx\_drive\_t { INTX\_CONFIG2\_INTX\_DRIVE\_PP = 0x00 , INTX\_CONFIG2\_INTX\_DRIVE\_OD = 0x01 }
- enum intx\_config2\_intx\_mode\_t { INTX\_CONFIG2\_INTX\_MODE\_PULSE = 0x00 , INTX\_CONFIG2\_INTX\_MODE\_LATCH = 0x01 }
- enum intx\_config2\_intx\_polarity\_t { INTX\_CONFIG2\_INTX\_POLARITY\_LOW = 0x00 , INTX\_CONFIG2\_INTX\_POLARITY\_HIG = 0x01 }
- enum accel\_config0\_accel\_ui\_fs\_sel\_t { ACCEL\_CONFIG0\_ACCEL\_UI\_FS\_SEL\_2\_G = 0x4 , ACCEL\_CONFIG0\_ACCEL\_UI\_ = 0x3 , ACCEL\_CONFIG0\_ACCEL\_UI\_FS\_SEL\_8\_G = 0x2 , ACCEL\_CONFIG0\_ACCEL\_UI\_FS\_SEL\_16\_G = 0x1 }
- enum accel\_config0\_accel\_odr\_t {
   ACCEL\_CONFIG0\_ACCEL\_ODR\_1\_5625\_HZ = 0xF, ACCEL\_CONFIG0\_ACCEL\_ODR\_3\_125\_HZ = 0xE
   , ACCEL\_CONFIG0\_ACCEL\_ODR\_6\_25\_HZ = 0xD, ACCEL\_CONFIG0\_ACCEL\_ODR\_12\_5\_HZ = 0xC,
   ACCEL\_CONFIG0\_ACCEL\_ODR\_25\_HZ = 0xB , ACCEL\_CONFIG0\_ACCEL\_ODR\_50\_HZ = 0xA ,
   ACCEL\_CONFIG0\_ACCEL\_ODR\_100\_HZ = 0x9 , ACCEL\_CONFIG0\_ACCEL\_ODR\_200\_HZ = 0x8 ,
   ACCEL\_CONFIG0\_ACCEL\_ODR\_400\_HZ = 0x7 , ACCEL\_CONFIG0\_ACCEL\_ODR\_800\_HZ = 0x6 ,
- ACCEL\_CONFIGO\_ACCEL\_ODR\_400\_HZ = 0x7 , ACCEL\_CONFIGO\_ACCEL\_ODR\_800\_HZ = 0x6 ACCEL\_CONFIGO\_ACCEL\_ODR\_1600\_HZ = 0x5 , ACCEL\_CONFIGO\_ACCEL\_ODR\_3200\_HZ = 0x4 , ACCEL\_CONFIGO\_ACCEL\_ODR\_6400\_HZ = 0x3 }
- enum gyro\_config0\_gyro\_ui\_fs\_sel\_t {
   GYRO\_CONFIG0\_GYRO\_UI\_FS\_SEL\_15\_625\_DPS = 8, GYRO\_CONFIG0\_GYRO\_UI\_FS\_SEL\_31\_25\_DPS
   = 7, GYRO\_CONFIG0\_GYRO\_UI\_FS\_SEL\_62\_5\_DPS = 6, GYRO\_CONFIG0\_GYRO\_UI\_FS\_SEL\_125\_DPS
   = 5,
  - GYRO\_CONFIGO\_GYRO\_UI\_FS\_SEL\_250\_DPS = 4 , GYRO\_CONFIGO\_GYRO\_UI\_FS\_SEL\_500\_DPS = 3 , GYRO\_CONFIGO\_GYRO\_UI\_FS\_SEL\_1000\_DPS = 2 , GYRO\_CONFIGO\_GYRO\_UI\_FS\_SEL\_2000\_DPS = 1 }
- enum gyro\_config0\_gyro\_odr\_t {
   GYRO\_CONFIG0\_GYRO\_ODR\_1\_5625\_HZ = 0xF , GYRO\_CONFIG0\_GYRO\_ODR\_3\_125\_HZ = 0xE ,
   GYRO\_CONFIG0\_GYRO\_ODR\_6\_25\_HZ = 0xD , GYRO\_CONFIG0\_GYRO\_ODR\_12\_5\_HZ = 0xC ,
   GYRO\_CONFIG0\_GYRO\_ODR\_25\_HZ = 0xB , GYRO\_CONFIG0\_GYRO\_ODR\_50\_HZ = 0xA ,
   GYRO\_CONFIG0\_GYRO\_ODR\_100\_HZ = 0x9 , GYRO\_CONFIG0\_GYRO\_ODR\_200\_HZ = 0x8 ,
   GYRO\_CONFIG0\_GYRO\_ODR\_400\_HZ = 0x7 , GYRO\_CONFIG0\_GYRO\_ODR\_800\_HZ = 0x6 ,
   GYRO\_CONFIG0\_GYRO\_ODR\_1600\_HZ = 0x5 , GYRO\_CONFIG0\_GYRO\_ODR\_3200\_HZ = 0x4 ,
   GYRO\_CONFIG0\_GYRO\_ODR\_6400\_HZ = 0x3 }

```
    enum fifo_config0_fifo_mode_t { FIFO_CONFIG0_FIFO_MODE_SNAPSHOT = 0x02 , FIFO_CONFIG0_FIFO_MODE_STREAT

   = 0x01, FIFO CONFIGO FIFO MODE BYPASS = 0x00 }

    enum fifo_config0_fifo_depth_t { FIFO_CONFIG0_FIFO_DEPTH_MAX = 0x1E , FIFO_CONFIG0_FIFO_DEPTH_APEX

   = 0x07, FIFO CONFIGO FIFO DEPTH GAF = 0x04 }
• enum fifo config2 fifo wr wm gt th t { FIFO CONFIG2 FIFO WR WM EQ OR GT TH = 0x1 ,
   FIFO CONFIG2 FIFO WR WM EQ TH = 0x0 }

    enum fifo config4 fifo comp nc flow cfg t {

   FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_EVERY_128_FR = 0x5, FIFO CONFIG4 FIFO COMP NC FLOW CFG EVERY_128_FR = 0x5, FIFO CONFIG4 FIFO COMP NC FLOW CFG EVERY_128_FR = 0x5, FIFO CONFIG4 FIFO COMP NC FLOW CFG EVERY_128_FR = 0x5, FIFO CONFIG4 FIFO COMP NC FLOW CFG EVERY_128_FR = 0x5, FIFO CONFIG4 FIFO COMP NC FLOW CFG EVERY_128_FR = 0x5, FIFO CONFIG4 FIFO COMP NC FLOW CFG EVERY_128_FR = 0x5, FIFO CONFIG4 FIFO COMP NC FLOW CFG EVERY_128_FR = 0x5, FIFO CONFIG4 FIFO COMP NC FLOW CFG EVERY_128_FR = 0x5, FIFO CONFIG4 FIFO COMP NC FLOW CFG EVERY_128_FR = 0x5, FIFO CONFIG4 FIFO COMP NC FLOW CFG EVERY_128_FR = 0x5, FIFO CONFIG4 FIFO COMP NC FLOW CFG EVERY_128_FR = 0x5, FIFO CONFIG4 FIFO COMP NC FLOW CFG EVERY_128_FR = 0x5, FIFO CONFIG4 FIFO COMP NC FLOW CFG EVERY_128_FR = 0x5, FIFO CONFIG4 FIFO COMP NC FLOW CFG EVERY_128_FR = 0x5, FIFO CONFIG4 FIFO COMP NC FLOW CFG EVERY_128_FR = 0x5, FIFO CONFIG4 FIFO COMP NC FLOW CFG EVERY_128_FR = 0x5, FIFO CONFIG4 FIFO COMP NC FLOW CFG EVERY_128_FR = 0x5, FIFO C
   = 0x4, FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_EVERY_32_FR = 0x3, FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLOW_CFLO
   = 0x2,
   FIFO CONFIG4 FIFO COMP NC FLOW CFG EVERY 8 FR = 0x1, FIFO CONFIG4 FIFO COMP NC FLOW CFG DIS

    enum fifo_config4_fifo_es0_6b_9b_t { FIFO_CONFIG4_FIFO_ES0_9B = 0x1 , FIFO_CONFIG4_FIFO_ES0_6B

    enum tmst wom config tmst resol t{TMST WOM CONFIG TMST RESOL 16 US = 0x01, TMST WOM CONFIG TMST

   = 0x00  }
• enum tmst\_wom\_config\_wom\_mode\_t { TMST\_WOM\_CONFIG\_WOM\_MODE CMP PREV = 0x01 ,
   TMST WOM CONFIG WOM MODE CMP INIT = 0x00 }
enum tmst_wom_config_wom_int_mode_t { TMST_WOM_CONFIG_WOM_INT_MODE_ANDED = 0x01 ,
   TMST_WOM_CONFIG_WOM_INT_MODE_ORED = 0x00 }
enum tmst_wom_config_wom_int_dur_t { TMST_WOM_CONFIG_WOM_INT_DUR_1_SMPL = 0x00 ,
   TMST WOM CONFIG WOM INT DUR 2 SMPL = 0x01, TMST WOM CONFIG WOM INT DUR 3 SMPL
   = 0x02, TMST_WOM_CONFIG_WOM_INT_DUR_4_SMPL = 0x03}

    enum fsync config0 ap fsync sel t {

   FSYNC CONFIGO AP FSYNC NO = 0x0, FSYNC CONFIGO AP FSYNC TEMP = 0x1, FSYNC CONFIGO AP FSYNC (
   = 0x2, FSYNC_CONFIG0_AP_FSYNC_GYRO_Y = 0x3,
   FSYNC CONFIGO AP FSYNC GYRO Z = 0x4 , FSYNC CONFIGO AP FSYNC ACCEL X = 0x5 ,
   FSYNC CONFIGO AP FSYNC ACCEL Y = 0x6, FSYNC CONFIGO AP FSYNC ACCEL Z = 0x7 }
enum dmp_ext_sen_odr_cfg_ext_odr_t {
   DMP EXT SEN ODR CFG EXT ODR 3 25 HZ = 0x00, DMP EXT SEN ODR CFG EXT ODR 6 25 HZ
   = 0x01, DMP_EXT_SEN_ODR_CFG_EXT_ODR_12_5_HZ = 0x02, DMP_EXT_SEN_ODR_CFG_EXT_ODR_25_HZ
   = 0x03,
   DMP EXT SEN ODR CFG EXT ODR 50 HZ = 0x04, DMP EXT SEN ODR CFG EXT ODR 100 HZ
   = 0x05, DMP EXT SEN ODR CFG EXT ODR 200 HZ = 0x06, DMP EXT SEN ODR CFG EXT ODR 400 HZ
   = 0x07
enum dmp_ext_sen_odr_cfg_apex_odr_t {
   DMP_EXT_SEN_ODR_CFG_APEX_ODR_25_HZ = 0x00, DMP_EXT_SEN_ODR_CFG_APEX_ODR_50_HZ
   = 0x01, DMP EXT SEN ODR CFG APEX ODR 100 HZ = 0x02, DMP EXT SEN ODR CFG APEX ODR 200 HZ
   = 0x03.
   DMP_EXT_SEN_ODR_CFG_APEX_ODR_400_HZ = 0x04, DMP_EXT_SEN_ODR_CFG_APEX_ODR_800_HZ
   = 0x05

    enum odr decimate config gyro fifo odr dec t {

   ODR DECIMATE CONFIG GYRO FIFO ODR DEC 1 = 0x0, ODR DECIMATE CONFIG GYRO FIFO ODR DEC 2
   = 0x1, ODR DECIMATE CONFIG GYRO FIFO ODR DEC 4 = 0x2, ODR DECIMATE CONFIG GYRO FIFO ODR DEC
   = 0x3.
   ODR DECIMATE CONFIG GYRO FIFO ODR DEC 16 = 0x4, ODR DECIMATE CONFIG GYRO FIFO ODR DEC 32
   = 0x5, ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_64 = 0x6, ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC
   ODR DECIMATE CONFIG GYRO FIFO ODR DEC 256 = 0x8, ODR DECIMATE CONFIG GYRO FIFO ODR DEC 512
   = 0x9, ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_1024 = 0xA, ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_1024 = 0xA
   ODR DECIMATE CONFIG GYRO FIFO ODR DEC 4096 = 0xC }

    enum odr decimate config accel fifo odr dec t {

   ODR DECIMATE CONFIG ACCEL FIFO ODR DEC 1 = 0x0, ODR DECIMATE CONFIG ACCEL FIFO ODR DEC 2
   = 0x1, ODR DECIMATE CONFIG ACCEL FIFO ODR DEC 4 = 0x2, ODR DECIMATE CONFIG ACCEL FIFO ODR DE
   = 0x3.
```

ODR\_DECIMATE\_CONFIG\_ACCEL\_FIFO\_ODR\_DEC\_16 = 0x4, ODR\_DECIMATE\_CONFIG\_ACCEL\_FIFO\_ODR\_DEC\_32 = 0x5, ODR\_DECIMATE\_CONFIG\_ACCEL\_FIFO\_ODR\_DEC\_64 = 0x6, ODR\_DECIMATE\_CONFIG\_ACCEL\_FIFO\_ODR\_D

```
= 0x7,
 ODR DECIMATE CONFIG ACCEL FIFO ODR DEC 256 = 0x8, ODR DECIMATE CONFIG ACCEL FIFO ODR DEC 5
 = 0x9, ODR DECIMATE CONFIG ACCEL FIFO ODR DEC 1024 = 0xA, ODR DECIMATE CONFIG ACCEL FIFO ODR
 ODR DECIMATE CONFIG ACCEL FIFO ODR DEC 4096 = 0xC }
• enum intf config1 ovrd ap spi 34 mode ovrd val t{INTF CONFIG1 OVRD AP SPI 34 MODE OVRD VAL 3 WIRE
 = 0x0, INTF_CONFIG1_OVRD_AP_SPI_34_MODE_OVRD_VAL_4_WIRE = 0x1}
• enum intf_config1_ovrd_ap_spi_mode_ovrd_val_t{ INTF_CONFIG1_OVRD_AP_SPI_MODE_OVRD_VAL_0_OR_3
 = 0x0, INTF_CONFIG1_OVRD_AP_SPI_MODE_OVRD_VAL_1_OR_2 = 0x1}
enum drive_config0_pads_i2c_slew_t { DRIVE_CONFIG0_PADS_I2C_SLEW_TYP_20NS =
                                                                              0x0 ,
 DRIVE_CONFIG0_PADS_I2C_SLEW_TYP_7NS = 0x2 }

    enum drive config0 pads spi slew t {

 DRIVE CONFIGO PADS SPI SLEW TYP 38NS = 0x0, DRIVE CONFIGO PADS SPI SLEW TYP 14NS
 = 0x1, DRIVE CONFIGO PADS SPI SLEW TYP 10NS = 0x2, DRIVE CONFIGO PADS SPI SLEW TYP 7NS
 = 0x3.
 DRIVE CONFIGO PADS SPI SLEW TYP 5NS = 0x4, DRIVE CONFIGO PADS SPI SLEW TYP 4NS
 = 0x5, DRIVE CONFIGO PADS SPI SLEW TYP 0 5NS = 0x6 }
• enum ioc pad scenario ovrd pads int2 cfg ovrd val t{IOC PAD SCENARIO OVRD INT2 CFG OVRD VAL INT2
 = 0, IOC_PAD_SCENARIO_OVRD_INT2_CFG_OVRD_VAL_DRDY_INTR = 3}

    enum reg misc1 osc id ovrd t{

 REG MISC1 OSC ID OVRD OFF = 0x0, REG MISC1 OSC ID OVRD EDOSC = 0x1, REG MISC1 OSC ID OVRD RC
 = 0x2, REG MISC1 OSC ID OVRD PLL = 0x4,
 REG MISC1 OSC ID OVRD EXT CLK = 0x8 }
• enum fs sel aux gyro fs sel t {
 FS_SEL_AUX_GYRO_FS_SEL_15_625_DPS = 8 , FS_SEL_AUX_GYRO_FS_SEL_31_25_DPS = 7 ,
 FS_SEL_AUX_GYRO_FS_SEL_62_5_DPS = 6, FS_SEL_AUX_GYRO_FS_SEL_125_DPS = 5,
 FS SEL AUX GYRO FS SEL 250 DPS = 4 , FS SEL AUX GYRO FS SEL 500 DPS = 3 ,
 FS_SEL_AUX_GYRO_FS_SEL_1000_DPS = 2 , FS_SEL_AUX_GYRO_FS_SEL_2000_DPS = 1 }
• enum fs_sel_aux_accel_fs_sel_t {FS_SEL_AUX_ACCEL_FS_SEL_2_G = 0x4, FS_SEL_AUX_ACCEL_FS_SEL_4_G
 = 0x3, FS_SEL_AUX_ACCEL_FS_SEL_8_G = 0x2, FS_SEL_AUX_ACCEL_FS_SEL_16_G = 0x1}
• enum smc control 0 accel lp clk sel t { SMC CONTROL 0 ACCEL LP CLK RCOSC = 0x01 ,
 SMC CONTROL 0 ACCEL LP CLK WUOSC = 0x00 }
• enum sreg ctrl sreg data endian sel t{SREG CTRL SREG DATA BIG ENDIAN = 0x01, SREG CTRL SREG DATA LIT
 = 0x00  }
enum ipreg_sys1_reg_166_gyro_src_ctrl_sel_t { IPREG_SYS1_REG_166_GYRO_SRC_CTRL_INTERPOLATOR_ON_FIR_O
 = 0x2, IPREG SYS1 REG 166 GYRO SRC CTRL INTERPOLATOR OFF FIR ON = 0x1, IPREG SYS1 REG 166 GYR
 = 0x0 }
• enum ipreg_sys1_reg_170_gyro_lp_avg_sel_t {
 IPREG SYS1 REG 170 GYRO LP AVG 64 = 0xC, IPREG SYS1 REG 170 GYRO LP AVG 32 = 0xB
 , IPREG_SYS1_REG_170_GYRO_LP_AVG_20 = 0xA , IPREG_SYS1 REG 170 GYRO LP AVG 18 =
 0x9.
 IPREG SYS1 REG 170 GYRO LP AVG 16 = 0x8, IPREG SYS1 REG 170 GYRO LP AVG 11 = 0x7
 , IPREG SYS1 REG 170 GYRO LP AVG 10 = 0x6, IPREG SYS1 REG 170 GYRO LP AVG 8 = 0x5
 IPREG_SYS1_REG_170_GYRO_LP_AVG_7 = 0x4 , IPREG_SYS1_REG_170_GYRO_LP_AVG_5 = 0x3 ,
 IPREG_SYS1_REG_170_GYRO_LP_AVG_4 = 0x2, IPREG_SYS1_REG_170_GYRO_LP_AVG_2 = 0x1,
 IPREG SYS1 REG 170 GYRO LP AVG 1 = 0x0 }
• enum ipreg sys1 reg 172 gyro ui lpfbw sel t {
 IPREG SYS1 REG 172 GYRO UI LPFBW DIV 128 = 0x06, IPREG SYS1 REG 172 GYRO UI LPFBW DIV 64
 = 0x05, IPREG SYS1 REG 172 GYRO UI LPFBW DIV 32 = 0x04, IPREG SYS1 REG 172 GYRO UI LPFBW DIV 16
 IPREG SYS1 REG 172 GYRO UI LPFBW DIV 8 = 0x02, IPREG SYS1 REG 172 GYRO UI LPFBW DIV 4
 = 0x01, IPREG SYS1 REG 172 GYRO UI LPFBW NO FILTER = 0x00}
enum ipreg_sys2_reg_123_accel_src_ctrl_sel_t { IPREG_SYS2_REG_123_ACCEL_SRC_CTRL_INTERPOLATOR_ON_FIR_
 = 0x2, IPREG_SYS2_REG_123_ACCEL_SRC_CTRL_INTERPOLATOR_OFF_FIR_ON = 0x1, IPREG_SYS2_REG_123_ACC
```

= 0x0}

```
enum ipreg_sys2_reg_129_accel_lp_avg_sel_t {
   IPREG SYS2 REG 129 ACCEL LP AVG 64 = 0xC, IPREG SYS2 REG 129 ACCEL LP AVG 32 =
   0xB, IPREG_SYS2_REG_129_ACCEL_LP_AVG_20 = 0xA, IPREG_SYS2_REG_129_ACCEL_LP_AVG_18
   IPREG_SYS2_REG_129_ACCEL_LP_AVG_16 = 0x8 , IPREG_SYS2_REG_129_ACCEL_LP_AVG_11 =
   0x7, IPREG SYS2 REG 129 ACCEL LP AVG 10 = 0x6, IPREG SYS2 REG 129 ACCEL LP AVG 8
   IPREG SYS2 REG 129 ACCEL LP AVG 7 = 0x4, IPREG SYS2 REG 129 ACCEL LP AVG 5 = 0x3,
   IPREG SYS2 REG 129 ACCEL LP AVG 4 = 0x2, IPREG SYS2 REG 129 ACCEL LP AVG 2 = 0x1,
   IPREG SYS2 REG 129 ACCEL LP AVG 1 = 0x0 }

    enum ipreg sys2 reg 131 accel ui lpfbw t {

   IPREG SYS2 REG 131 ACCEL UI LPFBW DIV 128 = 0x06, IPREG SYS2 REG 131 ACCEL UI LPFBW DIV 64
   = 0x05, IPREG_SYS2_REG_131_ACCEL_UI_LPFBW_DIV_32 = 0x04, IPREG_SYS2_REG_131_ACCEL_UI_L
   = 0x03,
   IPREG SYS2 REG 131 ACCEL UI LPFBW DIV 8 = 0x02, IPREG SYS2 REG 131 ACCEL UI LPFBW DIV 4
   = 0x01, IPREG SYS2 REG 131 ACCEL UI LPFBW NO FILTER = 0x00}

    enum selftest average time t {

   SELFTEST AVG TIME 10 MS = 0x0000, SELFTEST AVG TIME 20 MS = 0x0080, SELFTEST AVG TIME 40 MS
   = 0x0100, SELFTEST AVG TIME 80 MS = 0x0180,
   SELFTEST_AVG_TIME_160_MS = 0x0200, SELFTEST_AVG_TIME_320_MS = 0x0280}

    enum selftest accel threshold t {

   SELFTEST ACCEL THRESHOLD 5 PERCENT = 0x0000, SELFTEST ACCEL THRESHOLD 10 PERCENT
   = 0x0400, SELFTEST_ACCEL_THRESHOLD_15_PERCENT = 0x0800, SELFTEST_ACCEL_THRESHOLD_20_PERCENT
   SELFTEST ACCEL THRESHOLD 25 PERCENT = 0x1000, SELFTEST ACCEL THRESHOLD 30 PERCENT
   = 0x1400, SELFTEST ACCEL THRESHOLD 40 PERCENT = 0x1800, SELFTEST ACCEL THRESHOLD 50 PERCENT
   = 0x1c00 

    enum selftest gyro threshold t {

   SELFTEST GYRO THRESHOLD 5 PERCENT = 0x0000, SELFTEST GYRO THRESHOLD 10 PERCENT
   = 0x2000, SELFTEST GYRO THRESHOLD 15 PERCENT = 0x4000, SELFTEST GYRO THRESHOLD 20 PERCENT
   SELFTEST GYRO THRESHOLD 25 PERCENT = 0x8000, SELFTEST GYRO THRESHOLD 30 PERCENT
   = 0xa000, SELFTEST_GYRO_THRESHOLD_40_PERCENT = 0xc000, SELFTEST_GYRO_THRESHOLD_50_PERCENT
   = 0xe000  }


    enum stc patch params t{SELFTEST PATCH EN ACCEL PHASE1 = 0x0001, SELFTEST PATCH EN ACCEL PHASE2

   = 0x0002, SELFTEST PATCH EN GYRO1 PHASE1 = 0x0004, SELFTEST PATCH EN GYRO1 PHASE2
   = 0x0008
```


### 8.2 inv imu driver.h File Reference

```
#include "imu/inv_imu_defs.h"
#include "imu/inv_imu_transport.h"
#include <stdint.h>
#include <string.h>
```

Include dependency graph for inv\_imu\_driver.h:



This graph shows which files directly or indirectly include this file:



### **Classes**

• struct inv\_imu\_device\_t

Basic driver configuration structure.

· union inv\_imu\_fifo\_data\_t

One frame of FIFO header+data.

• struct inv\_imu\_int\_state\_t

Interrupts definition.

• struct inv\_imu\_fifo\_config\_t

Basic FIFO configuration.

### **Macros**

• #define FORMAT\_16\_BITS\_DATA(is\_big\_endian, pln8, pOut16) \*(pOut16) = ((is\_big\_endian) == 1) ? ((p  $\leftarrow$  ln8)[0] << 8) | (pln8)[1] : ((pln8)[1] << 8) | (pln8)[0]

Macro to convert 2 bytes in 1 half-word depending on IMU endianness.

### **Functions**

```
void inv_imu_sleep_us (inv_imu_device_t *s, uint32_t us)
     Sleep function.

    int inv_imu_soft_reset (inv_imu_device_t *s)

     Performs a soft reset of the device.
int inv_imu_get_who_am_i (inv_imu_device_t *s, uint8_t *who_am_i)
     return WHOAMI value

    int inv_imu_set_accel_mode (inv_imu_device_t *s, pwr_mgmt0_accel_mode_t accel_mode)

     Configure accel mode.
• int inv_imu_set_gyro_mode (inv_imu_device_t *s, pwr_mgmt0_gyro_mode_t gyro_mode)
     Configure gyro mode.

    int inv_imu_set_accel_frequency (inv_imu_device_t *s, const accel_config0_accel_odr_t frequency)

     Configure accel Output Data Rate.

    int inv_imu_set_gyro_frequency (inv_imu_device_t *s, const gyro_config0_gyro_odr_t frequency)

     Configure gyro Output Data Rate.

    int inv_imu_set_accel_fsr (inv_imu_device_t *s, accel_config0_accel_ui_fs_sel_t accel_fsr)

     Set accel full scale range.
int inv_imu_set_gyro_fsr (inv_imu_device_t *s, gyro_config0_gyro_ui_fs_sel_t gyro_fsr)
     Set gyro full scale range.

    int inv_imu_set_accel_lp_avg (inv_imu_device_t *s, ipreg_sys2_reg_129_accel_lp_avg_sel_t acc_avg)

     Set accel Low-Power averaging value.
• int inv_imu_set_gyro_lp_avg (inv_imu_device_t *s, ipreg_sys1_reg_170_gyro_lp_avg_sel_t gyr_avg)
     Set gyro Low-Power averaging value.
• int inv_imu_set_accel_ln_bw (inv_imu_device_t *s, ipreg_sys2_reg_131_accel_ui_lpfbw_t acc_bw)
     Set accel Low-Noise bandwidth value.
int inv_imu_set_gyro_ln_bw (inv_imu_device_t *s, ipreg_sys1_reg_172_gyro_ui_lpfbw_sel_t gyr_bw)
     Set gyro Low-Noise bandwidth value.
int inv_imu_get_register_data (inv_imu_device_t *s, inv_imu_sensor_data_t *data)
     Get current sensor data from the registers.

    int inv_imu_set_fifo_config (inv_imu_device_t *s, const inv_imu_fifo_config_t *fifo_config)

     Configures the FIFO to the specified state.
• int inv_imu_get_fifo_config (inv_imu_device_t *s, inv_imu_fifo_config_t *fifo_config)
     Gets the current FIFO configuration.

    int inv_imu_flush_fifo (inv_imu_device_t *s)

     Flush FIFO content.

    int inv imu get frame count (inv imu device t *s, uint16 t *frame count)

     Get FIFO frame count.

    int inv_imu_get_fifo_frame (inv_imu_device_t *s, inv_imu_fifo_data_t *data)

     Get one frame of FIFO data.
• int inv_imu_set_config_int (inv_imu_device_t *s, const inv_imu_int_num_t num, const inv_imu_int_state_t
  *it)
     Configure interrupts source.

    int inv_imu_get_config_int (inv_imu_device_t *s, const inv_imu_int_num_t num, inv_imu_int_state_t *it)

     Retrieve interrupts configuration.
• int inv_imu_set_pin_config_int (inv_imu_device_t *s, const inv_imu_int_num_t num, const inv_imu_int_pin_config_t
  *conf)
     Configure pin behavior.
• int inv imu get int status (inv imu device t *s, const inv imu int num t num, inv imu int state t *it)
     Read interrupt 1 status.

    int inv_imu_get_endianness (inv_imu_device_t *s)
```

Read the UI endianness and set the inv\_device endianness field.

• int inv\_imu\_select\_accel\_lp\_clk (inv\_imu\_device\_t \*s, smc\_control\_0\_accel\_lp\_clk\_sel\_t clk\_sel) Select which clock to use when in Low Power mode.


const char \* inv\_imu\_get\_version (void)

Return driver version x.y.z-suffix as a char array.


## 8.3 inv\_imu\_driver\_advanced.h File Reference

```
#include "imu/inv_imu_driver.h"
#include <stdint.h>
#include <string.h>
```

Include dependency graph for inv\_imu\_driver\_advanced.h:



This graph shows which files directly or indirectly include this file:



### **Classes**

· struct inv\_imu\_sensor\_event\_t

Sensor event structure definition.

• struct inv\_imu\_adv\_var\_t

Definition of extended variables.

· struct inv\_imu\_adv\_fifo\_config\_t

FIFO configuration structure.

### **Macros**

#define FIFO\_MIRRORING\_SIZE 16 \* 258 /\* packet size \* max\_count = 4kB \*/
 Maximum buffer size mirrored from FIFO.

#### **Enumerations**

```
    enum inv_imu_sensor_id_t {
        INV_SENSOR_ACCEL, INV_SENSOR_GYRO, INV_SENSOR_FSYNC_EVENT, INV_SENSOR_TEMPERATURE
        ,
        INV_SENSOR_EDMP_PEDOMETER_EVENT, INV_SENSOR_EDMP_PEDOMETER_COUNT, INV_SENSOR_EDMP_TILT
        , INV_SENSOR_EDMP_FF,
        INV_SENSOR_EDMP_LOWG, INV_SENSOR_EDMP_HIGHG, INV_SENSOR_EDMP_SMD, INV_SENSOR_EDMP_TAP
        ,
        INV_SENSOR_EDMP_R2W_WAKE , INV_SENSOR_EDMP_R2W_SLEEP , INV_SENSOR_ES0 ,
        INV_SENSOR_ES1 ,
        INV_SENSOR_MAX }
        Sensor identifier enumeration.
```

### **Functions**

```
• int inv imu adv init (inv imu device t *s)
```

Initializes device.

int inv\_imu\_adv\_device\_reset (inv\_imu\_device\_t \*s)

Performs a soft reset of the device.

int inv\_imu\_adv\_enable\_accel\_lp (inv\_imu\_device\_t \*s)

Enable accel in low power mode.

int inv\_imu\_adv\_enable\_accel\_ln (inv\_imu\_device\_t \*s)

Enable accel in low noise mode.

int inv\_imu\_adv\_disable\_accel (inv\_imu\_device\_t \*s)

Disable accel.

int inv\_imu\_adv\_enable\_gyro\_ln (inv\_imu\_device\_t \*s)

Enable gyro in low noise mode.

int inv\_imu\_adv\_enable\_gyro\_lp (inv\_imu\_device\_t \*s)

Enable gyro in low power mode.

int inv\_imu\_adv\_disable\_gyro (inv\_imu\_device\_t \*s)

Disable gyro.

int inv imu adv get data from registers (inv imu device t \*s)

Read all registers containing data (temperature, accelerometer and gyroscope).

int inv\_imu\_adv\_reset\_fifo (inv\_imu\_device\_t \*s)

reset IMU fifo

int inv imu\_adv\_get\_fifo\_config (inv\_imu\_device\_t \*s, inv\_imu\_adv\_fifo\_config\_t \*conf)

Retrieve FIFO configuration.

• int inv\_imu\_adv\_set\_fifo\_config (inv\_imu\_device\_t \*s, const inv\_imu\_adv\_fifo\_config\_t \*conf)

Set FIFO configuration.

• int inv\_imu\_adv\_get\_data\_from\_fifo (inv\_imu\_device\_t \*s, uint8\_t fifo\_data[FIFO\_MIRRORING\_SIZE], uint16\_t \*fifo\_count)

Read all available packets from the FIFO.

• int inv\_imu\_adv\_parse\_fifo\_data (inv\_imu\_device\_t \*s, const uint8\_t fifo\_data[FIFO\_MIRRORING\_SIZE], const uint16\_t fifo\_count)

Parse packets from FIFO buffer.

• uint32\_t inv\_imu\_adv\_convert\_odr\_bitfield\_to\_us (uint32\_t odr\_bitfield)

Converts accel\_config0\_accel\_odr\_t or gyro\_config0\_gyro\_odr\_t enums to period expressed in us.

• int inv\_imu\_adv\_get\_accel\_fsr (inv\_imu\_device\_t \*s, accel\_config0\_accel\_ui\_fs\_sel\_t \*accel\_fsr)

Access accel full scale range.

int inv\_imu\_adv\_get\_gyro\_fsr (inv\_imu\_device\_t \*s, gyro\_config0\_gyro\_ui\_fs\_sel\_t \*gyro\_fsr)

Access gyro full scale range.

int inv\_imu\_adv\_set\_timestamp\_resolution (inv\_imu\_device\_t \*s, const tmst\_wom\_config\_tmst\_resol\_t timestamp resol)

Set timestamp resolution.

uint32\_t inv\_imu\_adv\_get\_timestamp\_resolution\_us (inv\_imu\_device\_t \*s)

Get timestamp resolution.

int inv\_imu\_adv\_configure\_wom (inv\_imu\_device\_t \*s, const uint8\_t wom\_x\_th, const uint8\_t wom\_y\_
 th, const uint8\_t wom\_z\_th, tmst\_wom\_config\_wom\_int\_mode\_t wom\_int, tmst\_wom\_config\_wom\_int\_dur\_t
 wom\_dur)

Enable Wake On Motion.

• int inv imu adv enable wom (inv imu device t \*s)

Enable Wake On Motion.

int inv\_imu\_adv\_disable\_wom (inv\_imu\_device\_t \*s)

Disable Wake On Motion.

int inv\_imu\_adv\_set\_endianness (inv\_imu\_device\_t \*s, sreg\_ctrl\_sreg\_data\_endian\_sel\_t endianness)

Set the UI endianness and set the inv\_device endianness field.

int inv\_imu\_adv\_power\_up\_sram (inv\_imu\_device\_t \*s)

Power-up the SRAM.


• int inv imu adv power down sram (inv imu device t \*s)

Power-down the SRAM.

# 8.4 inv\_imu\_edmp.h File Reference

```
#include "imu/inv_imu_driver.h"
#include "imu/inv_imu_edmp_memmap.h"
#include <stdint.h>
#include <string.h>
```

Include dependency graph for inv\_imu\_edmp.h:



### **Classes**

```
· struct inv_imu_edmp_int_state_t
```

APEX interrupts definition.

• struct int\_apex\_statusx\_t

Registers to retrieve interrupts status for APEX.

struct int\_apex\_configx\_t

Registers to configure interrupts for APEX.

struct edmp\_apex\_enx\_t

Registers to enable APEX features.

struct inv\_imu\_edmp\_apex\_parameters\_t

IMU APEX inputs parameters definition.

struct inv\_imu\_edmp\_pedometer\_data\_t

Pedometer outputs.

· struct inv\_imu\_edmp\_tap\_data\_t

Tap outputs.

#### **Macros**

 #define INV\_IMU\_WRITE\_EDMP\_SRAM(s, name, val) inv\_imu\_write\_sram(s, (uint32\_t)name, name##\_← SIZE, val)

Writes in EDMP SRAM.

#define INV\_IMU\_READ\_EDMP\_SRAM(s, name, val) inv\_imu\_read\_sram(s, (uint32\_t)name, name##\_
 SIZE, val)

Reads in EDMP SRAM.

### **Enumerations**

- enum inv\_imu\_edmp\_int\_t { INV\_IMU\_EDMP\_INT0 = 0 , INV\_IMU\_EDMP\_INT1 , INV\_IMU\_EDMP\_INT2 } EDMP input interrupt lines definition.
- enum inv\_imu\_edmp\_activity\_class\_t { INV\_IMU\_EDMP\_UNKNOWN = 0 , INV\_IMU\_EDMP\_WALK = 1 , INV\_IMU\_EDMP\_RUN = 2 }

Pedometer activity class.

enum inv\_imu\_edmp\_tap\_num\_t { INV\_IMU\_EDMP\_TAP\_DOUBLE = 0x02 , INV\_IMU\_EDMP\_TAP\_SINGLE = 0x01 }

Tap number definition.

enum inv\_imu\_edmp\_tap\_axis\_t { INV\_IMU\_EDMP\_TAP\_AXIS\_Z = 0x02 , INV\_IMU\_EDMP\_TAP\_AXIS\_Y = 0x01 , INV\_IMU\_EDMP\_TAP\_AXIS\_X = 0x00 }

Tap axis definition

enum inv\_imu\_edmp\_tap\_dir\_t { INV\_IMU\_EDMP\_TAP\_DIR\_POSITIVE = 0x01 , INV\_IMU\_EDMP\_TAP\_DIR\_NEGATIVE = 0x00 }

Tap direction definition.

### **Functions**

```
    int inv_imu_edmp_set_frequency (inv_imu_device_t *s, const dmp_ext_sen_odr_cfg_apex_odr_t frequency)

     Configure EDMP Output Data Rate.
int inv_imu_edmp_init_apex (inv_imu_device_t *s)
     Initialize EDMP APEX algorithms.
int inv_imu_edmp_recompute_apex_decimation (inv_imu_device_t *s)
     Recompute EDMP APEX algorithms internal decimator based on new EDMP output Data Rate configured with inventors and inventors are configured with inventors.
     _imu_edmp_set_frequency.
• int inv_imu_edmp_get_apex_parameters (inv_imu_device_t *s, inv_imu_edmp_apex_parameters t *p)
     Returns current EDMP parameters for APEX algorithms.

    int inv_imu_edmp_set_apex_parameters (inv_imu_device_t *s, const inv_imu_edmp_apex_parameters_t *p)

     Configures EDMP parameters for APEX algorithms.
int inv_imu_edmp_get_config_int_apex (inv_imu_device_t *s, inv_imu_edmp_int_state_t *it)
     Retrieve interrupts configuration.

    int inv_imu_edmp_set_config_int_apex (inv_imu_device_t *s, const inv_imu_edmp_int_state_t *it)

     Configure APEX interrupt.

    int inv_imu_edmp_enable (inv_imu_device_t *s)

     Enable EDMP.

    int inv_imu_edmp_disable (inv_imu_device_t *s)

     Disable EDMP.
int inv_imu_edmp_enable_pedometer (inv_imu_device_t *s)
     Enable APEX algorithm Pedometer.

    int inv imu edmp disable pedometer (inv imu device t *s)

     Disable APEX algorithm Pedometer.
int inv_imu_edmp_enable_smd (inv_imu_device_t *s)
     Enable APEX algorithm Significant Motion Detection.

    int inv imu edmp disable smd (inv imu device t *s)

     Disable APEX algorithm Significant Motion Detection.

    int inv_imu_edmp_enable_tilt (inv_imu_device_t *s)

     Enable APEX algorithm Tilt.

    int inv_imu_edmp_disable_tilt (inv_imu_device_t *s)

     Disable APEX algorithm Tilt.
int inv_imu_edmp_enable_r2w (inv_imu_device_t *s)
     Enable APEX algorithm R2W.
int inv_imu_edmp_disable_r2w (inv_imu_device_t *s)
     Disable APEX algorithm R2W.
int inv_imu_edmp_enable_tap (inv_imu_device_t *s)
     Enable APEX algorithm Tap.
int inv_imu_edmp_disable_tap (inv_imu_device_t *s)
     Disable APEX algorithm Tap.

    int inv imu edmp enable ff (inv imu device t *s)

     Enable APEX algorithm Free Fall.
int inv_imu_edmp_disable_ff (inv_imu_device_t *s)
     Disable APEX algorithm Free Fall.
• int inv imu edmp get int apex status (inv imu device t *s, inv imu edmp int state t *it)
     Read APEX interrupt status.

    int inv imu edmp get pedometer data (inv imu device t *s, inv imu edmp pedometer data t *data)

     Retrieve pedometer outputs.

    int inv imu edmp get ff data (inv imu device t *s, uint16 t *freefall duration)

     Retrieve APEX free fall outputs and format them.
```

- int inv\_imu\_edmp\_get\_tap\_data (inv\_imu\_device\_t \*s, inv\_imu\_edmp\_tap\_data\_t \*data)

  \*\*Retrieve tap outputs.
- int inv\_imu\_edmp\_mask\_int\_src (inv\_imu\_device\_t \*s, inv\_imu\_edmp\_int\_t edmp\_int\_nb, uint8\_t int\_mask)

  Mask requested interrupt sources for edmp interrupt line passed in parameter.
- int inv\_imu\_edmp\_unmask\_int\_src (inv\_imu\_device\_t \*s, inv\_imu\_edmp\_int\_t edmp\_int\_nb, uint8\_t int\_
   mask)

Unmask requested interrupt sources for edmp interrupt line passed in parameter.


- int inv\_imu\_edmp\_configure (inv\_imu\_device\_t \*s)
  - Setup EDMP to execute code in ROM.
- int inv\_imu\_edmp\_run\_ondemand (inv\_imu\_device\_t \*s, inv\_imu\_edmp\_int\_t edmp\_int\_nb)

  Run EDMP using the on-demand mechanism.
- int inv\_imu\_edmp\_wait\_for\_idle (inv\_imu\_device\_t \*s)

Wait until EDMP idle bit is set (means EDMP execution is completed).

### 8.5 inv imu edmp wearable.h File Reference

#include "imu/inv\_imu\_driver.h"
Include dependency graph for inv\_imu\_edmp\_wearable.h:



### **Classes**

struct inv\_imu\_edmp\_b2s\_parameters\_t
 IMU B2S parameters definition.

### **Functions**

- int inv\_imu\_edmp\_b2s\_init (inv\_imu\_device\_t \*s)
   Initialize B2S algorithm.
- int inv\_imu\_edmp\_b2s\_get\_parameters (inv\_imu\_device\_t \*s, inv\_imu\_edmp\_b2s\_parameters\_t \*b2s\_
   params)

Get current B2S configuration settings.

int inv\_imu\_edmp\_b2s\_set\_parameters (inv\_imu\_device\_t \*s, const inv\_imu\_edmp\_b2s\_parameters\_t \*b2s\_params)

Set new B2S configuration settings.

int inv\_imu\_edmp\_b2s\_enable (inv\_imu\_device\_t \*s)

Enable APEX algorithm B2S.


int inv\_imu\_edmp\_b2s\_disable (inv\_imu\_device\_t \*s)

Disable APEX algorithm B2S.

# 8.6 inv\_imu\_regmap\_le.h File Reference

File exposing the device register map.

This graph shows which files directly or indirectly include this file:



### **Classes**

- struct pwr\_mgmt0\_t
- struct fifo\_data\_t
- struct int1\_config0\_t
- struct int1\_config1\_t
- struct int1\_config2\_t
- struct int1\_status0\_t
- struct int1\_status1\_t
- struct accel\_config0\_t
- struct gyro\_config0\_t
- struct fifo\_config0\_t
- struct fifo config2 t
- struct fifo\_config3\_t

• struct fifo\_config4\_t · struct tmst\_wom\_config\_t • struct fsync\_config0\_t • struct fsync\_config1\_t · struct rtc config t • struct dmp\_ext\_sen\_odr\_cfg\_t · struct odr\_decimate\_config\_t struct edmp\_apex\_en0\_t • struct edmp\_apex\_en1\_t struct apex buffer mgmt t • struct intf config0 t struct intf config1 ovrd t • struct intf\_aux\_config\_t · struct ioc pad scenario t struct ioc\_pad\_scenario\_aux\_ovrd\_t · struct ioc pad scenario ovrd t struct drive\_config0\_t struct drive config1 t struct drive\_config2\_t • struct reg\_misc1\_t • struct int\_apex\_config0\_t • struct int\_apex\_config1\_t struct int apex status0 t • struct int\_apex\_status1\_t · struct intf\_config\_ovrd\_aux1\_t struct pwr\_mgmt\_aux1\_t • struct fs\_sel\_aux1\_t struct int2 config0 t struct int2 config1 t struct int2\_config2\_t struct int2\_status0\_t struct int2 status1 t struct intf\_config\_ovrd\_aux2\_t · struct pwr mgmt aux2 t struct fs\_sel\_aux2\_t · struct int aux2 config t struct int\_aux2\_status\_t struct who\_am\_i\_t struct reg\_host\_msg\_t • struct ireg\_addr\_15\_8\_t • struct ireg\_addr\_7\_0\_t · struct ireg\_data\_t struct reg\_misc2\_t struct i2cm\_command\_0\_t • struct i2cm\_command\_1\_t • struct i2cm\_command\_2\_t • struct i2cm command 3 t struct i2cm\_dev\_profile0\_t · struct i2cm\_dev\_profile1\_t · struct i2cm\_dev\_profile2\_t • struct i2cm dev profile3 t • struct i2cm\_control\_t · struct i2cm status t struct i2cm\_ext\_dev\_status\_t struct i2cm\_rd\_data0\_t

```
· struct i2cm_rd_data1_t
• struct i2cm_rd_data2_t
· struct i2cm_rd_data3_t
• struct i2cm_rd_data4_t
· struct i2cm rd data5 t
• struct i2cm_rd_data6_t
• struct i2cm rd data7 t

    struct i2cm_rd_data8_t

• struct i2cm_rd_data9_t

    struct i2cm rd data10 t

• struct i2cm_rd_data11_t

    struct i2cm rd data12 t

    struct i2cm_rd_data13_t

    struct i2cm rd data14 t

• struct i2cm_rd_data15_t
• struct i2cm rd data16 t

    struct i2cm_rd_data17_t

· struct i2cm rd data18 t

    struct i2cm_rd_data19_t

• struct i2cm_rd_data20_t
• struct i2cm_wr_data0_t
• struct i2cm_wr_data1_t
• struct i2cm wr data2 t
• struct i2cm_wr_data3_t
• struct i2cm wr data4 t

    struct i2cm_wr_data5_t

• struct sifs_ixc_error_status_t
• struct edmp_sp_start_addr_t
• struct smc control 0 t

    struct smc_control_1_t

    struct stc_config_t

· struct sreg ctrl t

    struct sifs_i3c_stc_cfg_t

• struct int pulse min on intf0 t

    struct int_pulse_min_on_intf1_t

    struct int_pulse_min_off_intf0_t

    struct int_pulse_min_off_intf1_t

struct isr_0_7_t

    struct isr_8_15_t

    struct isr_16_23_t

struct status_mask_pin_0_7_t
struct status_mask_pin_8_15_t

    struct status_mask_pin_16_23_t

• struct int_i2cm_source_t
struct accel_wom_x_thr_t
struct accel_wom_y_thr_t
· struct accel wom z thr t

    struct selftest_t

• struct ipreg_misc_t
• struct sw_pll1_trim_t
· struct fifo sram sleep t
struct ipreg_sys1_reg_166_t
struct ipreg_sys1_reg_168_t
struct ipreg_sys1_reg_170_t
```

struct ipreg\_sys1\_reg\_171\_t

- struct ipreg\_sys1\_reg\_172\_t
- struct ipreg\_sys1\_reg\_173\_t
- struct ipreg\_sys2\_reg\_123\_t
- struct ipreg\_sys2\_reg\_129\_t
- struct ipreg\_sys2\_reg\_130\_t
- struct ipreg\_sys2\_reg\_131\_t
- struct ipreg\_sys2\_reg\_132\_t
- struct ipreg\_bar\_reg\_57\_t
- struct ipreg\_bar\_reg\_58\_t
- struct ipreg bar reg 59 t
- struct ipreg\_bar\_reg\_60\_t
- struct ipreg bar reg 61 t
- struct ipreg\_bar\_reg\_62\_t

#### **Macros**

- #define ACCEL\_DATA\_X1\_UI 0x00
- #define ACCEL\_DATA\_X0\_UI 0x01
- #define ACCEL\_DATA\_Y1\_UI 0x02
- #define ACCEL\_DATA\_Y0\_UI 0x03
- #define ACCEL\_DATA\_Z1\_UI 0x04
- #define ACCEL\_DATA\_Z0\_UI 0x05
- #define GYRO\_DATA\_X1\_UI 0x06
- #define GYRO DATA X0 UI 0x07
- #define GYRO\_DATA\_Y1\_UI 0x08
- #define GYRO\_DATA\_Y0\_UI 0x09
- #define GYRO DATA Z1 UI 0x0a
- #define GYRO DATA Z0 UI 0x0b
- #define TEMP\_DATA1\_UI 0x0c
- #define TEMP\_DATA0\_UI 0x0d
- #define TMST FSYNCH 0x0e
- #define TMST\_FSYNCL 0x0f
- #define PWR MGMT0 0x10
- #define FIFO COUNT 0 0x12
- #define FIFO COUNT 1 0x13
- #define FIFO DATA 0x14
- #define INT1\_CONFIG0 0x16
- #define INT1\_CONFIG1 0x17
- #define INT1\_CONFIG2 0x18
- #define INT1 STATUS0 0x19
- #define INT1\_STATUS1 0x1a
- #define ACCEL\_CONFIG0 0x1b
- #define GYRO\_CONFIG0 0x1c
- #define FIFO\_CONFIG0 0x1d
- #define FIFO\_CONFIG1\_0 0x1e
- #define FIFO\_CONFIG1\_1 0x1f
- #define FIFO\_CONFIG2 0x20
- #define FIFO\_CONFIG3 0x21
   #U. fig. FIFO\_CONFIG3 0x21
- #define FIFO\_CONFIG4 0x22
- #define TMST WOM CONFIG 0x23
- #define FSYNC\_CONFIG0 0x24
- #define FSYNC\_CONFIG1 0x25
- #define RTC CONFIG 0x26
- #define DMP\_EXT\_SEN\_ODR\_CFG 0x27

- #define ODR DECIMATE CONFIG 0x28
- #define EDMP\_APEX\_EN0 0x29
- #define EDMP\_APEX\_EN1 0x2a
- #define APEX BUFFER MGMT 0x2b
- #define INTF CONFIG0 0x2c
- #define INTF\_CONFIG1\_OVRD 0x2d
- #define INTF AUX CONFIG 0x2e
- #define IOC\_PAD\_SCENARIO 0x2f
- #define IOC\_PAD\_SCENARIO\_AUX\_OVRD 0x30
- #define IOC PAD SCENARIO OVRD 0x31
- #define DRIVE CONFIG0 0x32
- #define DRIVE CONFIG1 0x33
- #define DRIVE CONFIG2 0x34
- #define REG MISC1 0x35
- #define INT\_APEX\_CONFIG0 0x39
- #define INT APEX CONFIG1 0x3a
- #define INT APEX STATUS0 0x3b
- #define INT APEX STATUS1 0x3c
- #define INTF\_CONFIG\_OVRD\_AUX1 0x42
- #define ACCEL\_DATA\_X1\_AUX1 0x44
- #define ACCEL\_DATA\_X0\_AUX1 0x45
- #define ACCEL\_DATA\_Y1\_AUX1 0x46
- #define ACCEL DATA Y0 AUX1 0x47
- #define ACCEL\_DATA\_Z1\_AUX1 0x48
- #define ACCEL DATA Z0 AUX1 0x49
- #define GYRO\_DATA\_X1\_AUX1 0x4a
- #define GYRO\_DATA\_X0\_AUX1 0x4b
- #define GYRO DATA Y1 AUX1 0x4c
- #define GYRO DATA Y0 AUX1 0x4d
- #define GYRO\_DATA\_Z1\_AUX1 0x4e
- #define GYRO\_DATA\_Z0\_AUX1 0x4f
- #define TEMP DATA1 AUX1 0x50
- #define TEMP\_DATA0\_AUX1 0x51
- #define TMST\_FSYNCH\_AUX1 0x52
- #define TMST\_FSYNCL\_AUX1 0x53
- #define PWR MGMT AUX1 0x54
- #define FS SEL AUX1 0x55
- #define INT2\_CONFIG0 0x56
- #define INT2\_CONFIG1 0x57
- #define INT2 CONFIG2 0x58
- #define INT2 STATUS0 0x59
- #define INT2\_STATUS1 0x5a
- #define INTF\_CONFIG\_OVRD\_AUX2 0x5c
- #define ACCEL\_DATA\_X1\_AUX2 0x5e
- #define ACCEL\_DATA\_X0\_AUX2 0x5f
- #define ACCEL\_DATA\_Y1\_AUX2 0x60
- #define ACCEL\_DATA\_Y0\_AUX2 0x61
- #define ACCEL\_DATA\_Z1\_AUX2 0x62
- #define ACCEL\_DATA\_Z0\_AUX2 0x63
- #define GYRO\_DATA\_X1\_AUX2 0x64
- #define GYRO\_DATA\_X0\_AUX2 0x65
- #define GYRO\_DATA\_Y1\_AUX2 0x66
- #define GYRO\_DATA\_Y0\_AUX2 0x67
- #define GYRO\_DATA\_Z1\_AUX2 0x68
- #define GYRO\_DATA\_Z0\_AUX2 0x69

- #define TEMP\_DATA1\_AUX2 0x6a
- #define TEMP\_DATA0\_AUX2 0x6b
- #define TMST\_FSYNCH\_AUX2 0x6c
- #define TMST\_FSYNCL\_AUX2 0x6d
- #define PWR MGMT AUX2 0x6e
- #define FS\_SEL\_AUX2 0x6f
- #define INT AUX2 CONFIG 0x70
- #define INT\_AUX2\_STATUS 0x71
- #define WHO\_AM\_I 0x72
- #define REG HOST MSG 0x73
- #define IREG ADDR 15 8 0x7c
- #define IREG ADDR 7 0 0x7d
- #define IREG\_DATA 0x7e
- #define REG MISC2 0x7f
- #define I2CM\_COMMAND\_0 0xa206
- #define I2CM COMMAND 1 0xa207
- #define I2CM\_COMMAND\_2 0xa208
- #define I2CM\_COMMAND\_3 0xa209
- #define I2CM\_DEV\_PROFILE0 0xa20e
- #define I2CM\_DEV\_PROFILE1 0xa20f
- #define I2CM\_DEV\_PROFILE2 0xa210
- #define I2CM\_DEV\_PROFILE3 0xa211
- #define I2CM CONTROL 0xa216
- #define I2CM\_STATUS 0xa218
- #define I2CM EXT DEV STATUS 0xa21a
- #define I2CM\_RD\_DATA0 0xa21b
- #define I2CM\_RD\_DATA1 0xa21c
- #define I2CM\_RD\_DATA2 0xa21d
- #define I2CM\_RD\_DATA3 0xa21e
- #define I2CM\_RD\_DATA4 0xa21f
- #define I2CM\_RD\_DATA5 0xa220
- #define I2CM\_RD\_DATA6 0xa221
- #define I2CM\_RD\_DATA7 0xa222
- #define I2CM\_RD\_DATA8 0xa223
- #define I2CM\_RD\_DATA9 0xa224
- #define I2CM\_RD\_DATA10 0xa225
- #define I2CM\_RD\_DATA11 0xa226#define I2CM\_RD\_DATA12 0xa227
- #define I2CM\_RD\_DATA13 0xa228
- #define I2CM RD DATA14 0xa229
- #define I2CM RD DATA15 0xa22a
- #define I2CM\_RD\_DATA16 0xa22b
- #define I2CM\_RD\_DATA17 0xa22c
- #define I2CM\_RD\_DATA18 0xa22d
- #define I2CM\_RD\_DATA19 0xa22e
- #define I2CM\_RD\_DATA20 0xa22f
- #define I2CM\_WR\_DATA0 0xa233
- #define I2CM\_WR\_DATA1 0xa234
- #define I2CM\_WR\_DATA2 0xa235
- #define I2CM\_WR\_DATA3 0xa236
- #define I2CM\_WR\_DATA4 0xa237
- #define I2CM\_WR\_DATA5 0xa238
- #define SIFS\_IXC\_ERROR\_STATUS 0xa24b
- #define EDMP\_PRGRM\_IRQ0\_0 0xa24f
- #define EDMP\_PRGRM\_IRQ0\_1 0xa250

- #define EDMP\_PRGRM\_IRQ1\_0 0xa251
- #define EDMP\_PRGRM\_IRQ1\_1 0xa252
- #define EDMP\_PRGRM\_IRQ2\_0 0xa253
- #define EDMP\_PRGRM\_IRQ2\_1 0xa254
- #define EDMP SP START ADDR 0xa255
- #define SMC CONTROL 0 0xa258
- #define SMC CONTROL 1 0xa259
- #define STC\_CONFIG 0xa263
- #define SREG CTRL 0xa267
- #define SIFS I3C STC CFG 0xa268
- #define INT\_PULSE\_MIN\_ON\_INTF0 0xa269
- #define INT\_PULSE\_MIN\_ON\_INTF1 0xa26a
- #define INT\_PULSE\_MIN\_OFF\_INTF0 0xa26b
- #define INT PULSE MIN OFF INTF1 0xa26c
- #define ISR 0 7 0xa26e
- #define ISR\_8\_15 0xa26f
- #define ISR 16 23 0xa270
- #define STATUS\_MASK\_PIN\_0\_7 0xa271
- #define STATUS\_MASK\_PIN\_8\_15 0xa272
- #define STATUS\_MASK\_PIN\_16\_23 0xa273
- #define INT I2CM SOURCE 0xa274
- #define ACCEL\_WOM\_X\_THR 0xa27e
- #define ACCEL\_WOM\_Y\_THR 0xa27f
- #define ACCEL\_WOM\_Z\_THR 0xa280
- #define SELFTEST 0xa290
- #define IPREG\_MISC 0xa297
- #define SW PLL1 TRIM 0xa2a2
- #define FIFO\_SRAM\_SLEEP 0xa2a7
- #define IPREG SYS1 REG 42 0xa42a
- #define IPREG SYS1 REG 43 0xa42b
- #define IPREG\_SYS1\_REG\_56 0xa438
- #define IPREG\_SYS1\_REG\_57 0xa439
- #define IPREG\_SYS1\_REG\_70 0xa446
- #define IPREG SYS1 REG 71 0xa447
- #define IPREG SYS1 REG 166 0xa4a6
- #define IPREG\_SYS1\_REG\_168 0xa4a8
- #define IPREG\_SYS1\_REG\_170 0xa4aa
- #define IPREG\_SYS1\_REG\_171 0xa4ab#define IPREG\_SYS1\_REG\_172 0xa4ac
- #define IPPEC OVOL PEC 172 Over 1 and
- #define IPREG\_SYS1\_REG\_173 0xa4ad#define IPREG\_SYS2\_REG\_24 0xa518
- #define IPREG\_SYS2\_REG\_25 0xa519
- #define IPREG SYS2 REG 32 0xa520
- #define IPREG SYS2 REG 33 0xa521
- #define IPREG SYS2 REG 40 0xa528
- #define IPREG SYS2 REG 41 0xa529
- #define IPREG\_SYS2\_REG\_123 0xa57b
- #define IPREG SYS2 REG 129 0xa581
- #define IPREG\_SYS2\_REG\_130 0xa582
- #define IPREG SYS2 REG 131 0xa583
- #define IPREG\_SYS2\_REG\_132 0xa584
- #define IPREG\_BAR\_REG\_57 0xa039
- #define IPREG BAR REG 58 0xa03a
- #define IPREG\_BAR\_REG\_59 0xa03b
- #define IPREG BAR REG 60 0xa03c
- #define IPREG\_BAR\_REG\_61 0xa03d
- #define IPREG\_BAR\_REG\_62 0xa03e

### 8.6.1 Detailed Description

File exposing the device register map.

### 8.6.2 Macro Definition Documentation

### 8.6.2.1 ACCEL\_CONFIG0

#define ACCEL\_CONFIG0 0x1b

### 8.6.2.2 ACCEL\_DATA\_X0\_AUX1

#define ACCEL\_DATA\_X0\_AUX1 0x45

### 8.6.2.3 ACCEL\_DATA\_X0\_AUX2

#define ACCEL\_DATA\_X0\_AUX2 0x5f

### 8.6.2.4 ACCEL\_DATA\_X0\_UI

#define ACCEL\_DATA\_X0\_UI 0x01

### 8.6.2.5 ACCEL\_DATA\_X1\_AUX1

#define ACCEL\_DATA\_X1\_AUX1 0x44

### 8.6.2.6 ACCEL\_DATA\_X1\_AUX2

#define ACCEL\_DATA\_X1\_AUX2 0x5e

### 8.6.2.7 ACCEL\_DATA\_X1\_UI

#define ACCEL\_DATA\_X1\_UI 0x00

### 8.6.2.8 ACCEL\_DATA\_Y0\_AUX1

#define ACCEL\_DATA\_Y0\_AUX1 0x47

### 8.6.2.9 ACCEL\_DATA\_Y0\_AUX2

#define ACCEL\_DATA\_Y0\_AUX2 0x61

### 8.6.2.10 ACCEL\_DATA\_Y0\_UI

#define ACCEL\_DATA\_Y0\_UI 0x03

### 8.6.2.11 ACCEL\_DATA\_Y1\_AUX1

#define ACCEL\_DATA\_Y1\_AUX1 0x46

### 8.6.2.12 ACCEL\_DATA\_Y1\_AUX2

#define ACCEL\_DATA\_Y1\_AUX2 0x60

### 8.6.2.13 ACCEL\_DATA\_Y1\_UI

#define ACCEL\_DATA\_Y1\_UI 0x02

### 8.6.2.14 ACCEL\_DATA\_Z0\_AUX1

#define ACCEL\_DATA\_Z0\_AUX1 0x49

# 8.6.2.15 ACCEL\_DATA\_Z0\_AUX2

#define ACCEL\_DATA\_Z0\_AUX2 0x63

# 8.6.2.16 ACCEL\_DATA\_Z0\_UI

#define ACCEL\_DATA\_Z0\_UI 0x05

## 8.6.2.17 ACCEL\_DATA\_Z1\_AUX1

#define ACCEL\_DATA\_Z1\_AUX1 0x48

#### 8.6.2.18 ACCEL\_DATA\_Z1\_AUX2

#define ACCEL\_DATA\_Z1\_AUX2 0x62

## 8.6.2.19 ACCEL\_DATA\_Z1\_UI

#define ACCEL\_DATA\_Z1\_UI 0x04

#### 8.6.2.20 ACCEL\_WOM\_X\_THR

#define ACCEL\_WOM\_X\_THR 0xa27e

# 8.6.2.21 ACCEL\_WOM\_Y\_THR

#define ACCEL\_WOM\_Y\_THR 0xa27f

## 8.6.2.22 ACCEL\_WOM\_Z\_THR

#define ACCEL\_WOM\_Z\_THR 0xa280

# 8.6.2.23 APEX\_BUFFER\_MGMT

#define APEX\_BUFFER\_MGMT 0x2b

# $8.6.2.24 \quad \mathsf{DMP\_EXT\_SEN\_ODR\_CFG}$

#define DMP\_EXT\_SEN\_ODR\_CFG 0x27

# 8.6.2.25 DRIVE\_CONFIG0

#define DRIVE\_CONFIG0 0x32

#### 8.6.2.26 DRIVE\_CONFIG1

#define DRIVE\_CONFIG1 0x33

# 8.6.2.27 DRIVE\_CONFIG2

#define DRIVE\_CONFIG2 0x34

## 8.6.2.28 EDMP\_APEX\_EN0

#define EDMP\_APEX\_EN0 0x29

# 8.6.2.29 EDMP\_APEX\_EN1

#define EDMP\_APEX\_EN1 0x2a

## 8.6.2.30 EDMP\_PRGRM\_IRQ0\_0

#define EDMP\_PRGRM\_IRQ0\_0 0xa24f

## 8.6.2.31 EDMP\_PRGRM\_IRQ0\_1

#define EDMP\_PRGRM\_IRQ0\_1 0xa250

# 8.6.2.32 EDMP\_PRGRM\_IRQ1\_0

#define EDMP\_PRGRM\_IRQ1\_0 0xa251

## 8.6.2.33 EDMP\_PRGRM\_IRQ1\_1

#define EDMP\_PRGRM\_IRQ1\_1 0xa252

#### 8.6.2.34 EDMP\_PRGRM\_IRQ2\_0

#define EDMP\_PRGRM\_IRQ2\_0 0xa253

# 8.6.2.35 EDMP\_PRGRM\_IRQ2\_1

#define EDMP\_PRGRM\_IRQ2\_1 0xa254

#### 8.6.2.36 EDMP\_SP\_START\_ADDR

#define EDMP\_SP\_START\_ADDR 0xa255

# 8.6.2.37 FIFO\_CONFIG0

#define FIFO\_CONFIG0 0x1d

## 8.6.2.38 FIFO\_CONFIG1\_0

#define FIFO\_CONFIG1\_0 0x1e

# 8.6.2.39 FIFO\_CONFIG1\_1

#define FIFO\_CONFIG1\_1 0x1f

## 8.6.2.40 FIFO\_CONFIG2

#define FIFO\_CONFIG2 0x20

# 8.6.2.41 FIFO\_CONFIG3

#define FIFO\_CONFIG3 0x21

## 8.6.2.42 FIFO\_CONFIG4

#define FIFO\_CONFIG4 0x22

# 8.6.2.43 FIFO\_COUNT\_0

#define FIFO\_COUNT\_0 0x12

## 8.6.2.44 FIFO\_COUNT\_1

#define FIFO\_COUNT\_1 0x13

# 8.6.2.45 FIFO\_DATA

#define FIFO\_DATA 0x14

## 8.6.2.46 FIFO\_SRAM\_SLEEP

#define FIFO\_SRAM\_SLEEP 0xa2a7

## 8.6.2.47 FS\_SEL\_AUX1

#define FS\_SEL\_AUX1 0x55

# 8.6.2.48 FS\_SEL\_AUX2

#define FS\_SEL\_AUX2 0x6f

## 8.6.2.49 FSYNC\_CONFIG0

#define FSYNC\_CONFIG0 0x24

#### 8.6.2.50 FSYNC\_CONFIG1

#define FSYNC\_CONFIG1 0x25

# 8.6.2.51 GYRO\_CONFIG0

#define GYRO\_CONFIG0 0x1c

#### 8.6.2.52 GYRO\_DATA\_X0\_AUX1

#define GYRO\_DATA\_X0\_AUX1 0x4b

# 8.6.2.53 GYRO\_DATA\_X0\_AUX2

#define GYRO\_DATA\_X0\_AUX2 0x65

## 8.6.2.54 GYRO\_DATA\_X0\_UI

#define GYRO\_DATA\_X0\_UI 0x07

## 8.6.2.55 GYRO\_DATA\_X1\_AUX1

#define GYRO\_DATA\_X1\_AUX1 0x4a

## 8.6.2.56 GYRO\_DATA\_X1\_AUX2

#define GYRO\_DATA\_X1\_AUX2 0x64

## 8.6.2.57 GYRO\_DATA\_X1\_UI

#define GYRO\_DATA\_X1\_UI 0x06

#### 8.6.2.58 GYRO\_DATA\_Y0\_AUX1

#define GYRO\_DATA\_Y0\_AUX1 0x4d

# 8.6.2.59 GYRO\_DATA\_Y0\_AUX2

#define GYRO\_DATA\_Y0\_AUX2 0x67

## 8.6.2.60 GYRO\_DATA\_Y0\_UI

#define GYRO\_DATA\_Y0\_UI 0x09

# 8.6.2.61 GYRO\_DATA\_Y1\_AUX1

#define GYRO\_DATA\_Y1\_AUX1 0x4c

# 8.6.2.62 GYRO\_DATA\_Y1\_AUX2

#define GYRO\_DATA\_Y1\_AUX2 0x66

## 8.6.2.63 GYRO\_DATA\_Y1\_UI

#define GYRO\_DATA\_Y1\_UI 0x08

## 8.6.2.64 GYRO\_DATA\_Z0\_AUX1

#define GYRO\_DATA\_Z0\_AUX1 0x4f

## 8.6.2.65 GYRO\_DATA\_Z0\_AUX2

#define GYRO\_DATA\_Z0\_AUX2 0x69

#### 8.6.2.66 GYRO\_DATA\_Z0\_UI

#define GYRO\_DATA\_Z0\_UI 0x0b

# 8.6.2.67 GYRO\_DATA\_Z1\_AUX1

 $\#define GYRO_DATA_Z1_AUX1 0x4e$ 

#### 8.6.2.68 GYRO\_DATA\_Z1\_AUX2

#define GYRO\_DATA\_Z1\_AUX2 0x68

# 8.6.2.69 GYRO\_DATA\_Z1\_UI

 $\#define GYRO_DATA_Z1_UI 0x0a$ 

## 8.6.2.70 I2CM\_COMMAND\_0

#define I2CM\_COMMAND\_0 0xa206

# 8.6.2.71 I2CM\_COMMAND\_1

#define I2CM\_COMMAND\_1 0xa207

## 8.6.2.72 I2CM\_COMMAND\_2

#define I2CM\_COMMAND\_2 0xa208

# 8.6.2.73 I2CM\_COMMAND\_3

#define I2CM\_COMMAND\_3 0xa209

#### 8.6.2.74 I2CM\_CONTROL

#define I2CM\_CONTROL 0xa216

# 8.6.2.75 I2CM\_DEV\_PROFILE0

#define I2CM\_DEV\_PROFILE0 0xa20e

## 8.6.2.76 I2CM\_DEV\_PROFILE1

#define I2CM\_DEV\_PROFILE1 0xa20f

# 8.6.2.77 I2CM\_DEV\_PROFILE2

#define I2CM\_DEV\_PROFILE2 0xa210

## 8.6.2.78 I2CM\_DEV\_PROFILE3

#define I2CM\_DEV\_PROFILE3 0xa211

## 8.6.2.79 I2CM\_EXT\_DEV\_STATUS

#define I2CM\_EXT\_DEV\_STATUS 0xa21a

## 8.6.2.80 I2CM\_RD\_DATA0

#define I2CM\_RD\_DATA0 0xa21b

## 8.6.2.81 I2CM\_RD\_DATA1

#define I2CM\_RD\_DATA1 0xa21c

#### 8.6.2.82 I2CM\_RD\_DATA10

#define I2CM\_RD\_DATA10 0xa225

# 8.6.2.83 I2CM\_RD\_DATA11

#define I2CM\_RD\_DATA11 0xa226

## 8.6.2.84 I2CM\_RD\_DATA12

#define I2CM\_RD\_DATA12 0xa227

# 8.6.2.85 I2CM\_RD\_DATA13

#define I2CM\_RD\_DATA13 0xa228

## 8.6.2.86 I2CM\_RD\_DATA14

#define I2CM\_RD\_DATA14 0xa229

# 8.6.2.87 I2CM\_RD\_DATA15

#define I2CM\_RD\_DATA15 0xa22a

## 8.6.2.88 I2CM\_RD\_DATA16

#define I2CM\_RD\_DATA16 0xa22b

# 8.6.2.89 I2CM\_RD\_DATA17

#define I2CM\_RD\_DATA17 0xa22c

#### 8.6.2.90 I2CM\_RD\_DATA18

#define I2CM\_RD\_DATA18 0xa22d

# 8.6.2.91 I2CM\_RD\_DATA19

#define I2CM\_RD\_DATA19 0xa22e

## 8.6.2.92 I2CM\_RD\_DATA2

#define I2CM\_RD\_DATA2 0xa21d

# 8.6.2.93 I2CM\_RD\_DATA20

#define I2CM\_RD\_DATA20 0xa22f

## 8.6.2.94 I2CM\_RD\_DATA3

#define I2CM\_RD\_DATA3 0xa21e

## 8.6.2.95 I2CM\_RD\_DATA4

#define I2CM\_RD\_DATA4 0xa21f

## 8.6.2.96 I2CM\_RD\_DATA5

#define I2CM\_RD\_DATA5 0xa220

## 8.6.2.97 I2CM\_RD\_DATA6

#define I2CM\_RD\_DATA6 0xa221

#### 8.6.2.98 I2CM\_RD\_DATA7

#define I2CM\_RD\_DATA7 0xa222

# 8.6.2.99 I2CM\_RD\_DATA8

#define I2CM\_RD\_DATA8 0xa223

## 8.6.2.100 I2CM\_RD\_DATA9

#define I2CM\_RD\_DATA9 0xa224

# 8.6.2.101 I2CM\_STATUS

#define I2CM\_STATUS 0xa218

## 8.6.2.102 I2CM\_WR\_DATA0

#define I2CM\_WR\_DATA0 0xa233

# 8.6.2.103 I2CM\_WR\_DATA1

#define I2CM\_WR\_DATA1 0xa234

# 8.6.2.104 I2CM\_WR\_DATA2

#define I2CM\_WR\_DATA2 0xa235

# 8.6.2.105 I2CM\_WR\_DATA3

#define I2CM\_WR\_DATA3 0xa236

## 8.6.2.106 I2CM\_WR\_DATA4

#define I2CM\_WR\_DATA4 0xa237

# 8.6.2.107 I2CM\_WR\_DATA5

#define I2CM\_WR\_DATA5 0xa238

## 8.6.2.108 INT1\_CONFIG0

#define INT1\_CONFIG0 0x16

# 8.6.2.109 INT1\_CONFIG1

#define INT1\_CONFIG1 0x17

## 8.6.2.110 INT1\_CONFIG2

#define INT1\_CONFIG2 0x18

# 8.6.2.111 INT1\_STATUS0

#define INT1\_STATUS0 0x19

# 8.6.2.112 INT1\_STATUS1

#define INT1\_STATUS1 0x1a

## 8.6.2.113 INT2\_CONFIG0

#define INT2\_CONFIG0 0x56

## 8.6.2.114 INT2\_CONFIG1

#define INT2\_CONFIG1 0x57

# 8.6.2.115 INT2\_CONFIG2

#define INT2\_CONFIG2 0x58

## 8.6.2.116 INT2\_STATUS0

#define INT2\_STATUS0 0x59

# 8.6.2.117 INT2\_STATUS1

#define INT2\_STATUS1 0x5a

# 8.6.2.118 INT\_APEX\_CONFIG0

#define INT\_APEX\_CONFIG0 0x39

# 8.6.2.119 INT\_APEX\_CONFIG1

#define INT\_APEX\_CONFIG1 0x3a

## 8.6.2.120 INT\_APEX\_STATUS0

#define INT\_APEX\_STATUS0 0x3b

# 8.6.2.121 INT\_APEX\_STATUS1

#define INT\_APEX\_STATUS1 0x3c

#### 8.6.2.122 INT\_AUX2\_CONFIG

#define INT\_AUX2\_CONFIG 0x70

# 8.6.2.123 INT\_AUX2\_STATUS

#define INT\_AUX2\_STATUS 0x71

## 8.6.2.124 INT\_I2CM\_SOURCE

#define INT\_I2CM\_SOURCE 0xa274

# 8.6.2.125 INT\_PULSE\_MIN\_OFF\_INTF0

#define INT\_PULSE\_MIN\_OFF\_INTF0 0xa26b

## 8.6.2.126 INT\_PULSE\_MIN\_OFF\_INTF1

#define INT\_PULSE\_MIN\_OFF\_INTF1 0xa26c

## 8.6.2.127 INT\_PULSE\_MIN\_ON\_INTF0

#define INT\_PULSE\_MIN\_ON\_INTF0 0xa269

## 8.6.2.128 INT\_PULSE\_MIN\_ON\_INTF1

#define INT\_PULSE\_MIN\_ON\_INTF1 0xa26a

## 8.6.2.129 INTF\_AUX\_CONFIG

#define INTF\_AUX\_CONFIG 0x2e

#### 8.6.2.130 INTF\_CONFIG0

#define INTF\_CONFIG0 0x2c

# 8.6.2.131 INTF\_CONFIG1\_OVRD

#define INTF\_CONFIG1\_OVRD 0x2d

## 8.6.2.132 INTF\_CONFIG\_OVRD\_AUX1

#define INTF\_CONFIG\_OVRD\_AUX1 0x42

# 8.6.2.133 INTF\_CONFIG\_OVRD\_AUX2

#define INTF\_CONFIG\_OVRD\_AUX2 0x5c

## 8.6.2.134 IOC\_PAD\_SCENARIO

#define IOC\_PAD\_SCENARIO 0x2f

# 8.6.2.135 IOC\_PAD\_SCENARIO\_AUX\_OVRD

#define IOC\_PAD\_SCENARIO\_AUX\_OVRD 0x30

## 8.6.2.136 IOC\_PAD\_SCENARIO\_OVRD

#define IOC\_PAD\_SCENARIO\_OVRD 0x31

## 8.6.2.137 IPREG\_BAR\_REG\_57

#define IPREG\_BAR\_REG\_57 0xa039

#### 8.6.2.138 IPREG\_BAR\_REG\_58

#define IPREG\_BAR\_REG\_58 0xa03a

# 8.6.2.139 IPREG\_BAR\_REG\_59

#define IPREG\_BAR\_REG\_59 0xa03b

#### 8.6.2.140 IPREG\_BAR\_REG\_60

#define IPREG\_BAR\_REG\_60 0xa03c

# 8.6.2.141 IPREG\_BAR\_REG\_61

#define IPREG\_BAR\_REG\_61 0xa03d

## 8.6.2.142 IPREG\_BAR\_REG\_62

#define IPREG\_BAR\_REG\_62 0xa03e

#### 8.6.2.143 IPREG\_MISC

#define IPREG\_MISC 0xa297

## 8.6.2.144 IPREG\_SYS1\_REG\_166

#define IPREG\_SYS1\_REG\_166 0xa4a6

## 8.6.2.145 IPREG\_SYS1\_REG\_168

#define IPREG\_SYS1\_REG\_168 0xa4a8

#### 8.6.2.146 IPREG\_SYS1\_REG\_170

#define IPREG\_SYS1\_REG\_170 0xa4aa

# 8.6.2.147 IPREG\_SYS1\_REG\_171

#define IPREG\_SYS1\_REG\_171 0xa4ab

#### 8.6.2.148 IPREG\_SYS1\_REG\_172

#define IPREG\_SYS1\_REG\_172 0xa4ac

# 8.6.2.149 IPREG\_SYS1\_REG\_173

#define IPREG\_SYS1\_REG\_173 0xa4ad

## 8.6.2.150 IPREG\_SYS1\_REG\_42

#define IPREG\_SYS1\_REG\_42 0xa42a

# 8.6.2.151 IPREG\_SYS1\_REG\_43

#define IPREG\_SYS1\_REG\_43 0xa42b

# 8.6.2.152 IPREG\_SYS1\_REG\_56

#define IPREG\_SYS1\_REG\_56 0xa438

## 8.6.2.153 IPREG\_SYS1\_REG\_57

#define IPREG\_SYS1\_REG\_57 0xa439

#### 8.6.2.154 IPREG\_SYS1\_REG\_70

#define IPREG\_SYS1\_REG\_70 0xa446

# 8.6.2.155 IPREG\_SYS1\_REG\_71

#define IPREG\_SYS1\_REG\_71 0xa447

## 8.6.2.156 IPREG\_SYS2\_REG\_123

#define IPREG\_SYS2\_REG\_123 0xa57b

# 8.6.2.157 IPREG\_SYS2\_REG\_129

#define IPREG\_SYS2\_REG\_129 0xa581

## 8.6.2.158 IPREG\_SYS2\_REG\_130

#define IPREG\_SYS2\_REG\_130 0xa582

## 8.6.2.159 IPREG\_SYS2\_REG\_131

#define IPREG\_SYS2\_REG\_131 0xa583

## 8.6.2.160 IPREG\_SYS2\_REG\_132

#define IPREG\_SYS2\_REG\_132 0xa584

## 8.6.2.161 IPREG\_SYS2\_REG\_24

#define IPREG\_SYS2\_REG\_24 0xa518

#### 8.6.2.162 IPREG\_SYS2\_REG\_25

#define IPREG\_SYS2\_REG\_25 0xa519

# 8.6.2.163 IPREG\_SYS2\_REG\_32

#define IPREG\_SYS2\_REG\_32 0xa520

#### 8.6.2.164 IPREG\_SYS2\_REG\_33

#define IPREG\_SYS2\_REG\_33 0xa521

# 8.6.2.165 IPREG\_SYS2\_REG\_40

#define IPREG\_SYS2\_REG\_40 0xa528

# 8.6.2.166 IPREG\_SYS2\_REG\_41

#define IPREG\_SYS2\_REG\_41 0xa529

# 8.6.2.167 IREG\_ADDR\_15\_8

#define IREG\_ADDR\_15\_8 0x7c

# 8.6.2.168 IREG\_ADDR\_7\_0

#define IREG\_ADDR\_7\_0 0x7d

# 8.6.2.169 IREG\_DATA

#define IREG\_DATA 0x7e

## 8.6.2.170 ISR\_0\_7

#define ISR\_0\_7 0xa26e

# 8.6.2.171 ISR\_16\_23

#define ISR\_16\_23 0xa270

## 8.6.2.172 ISR\_8\_15

#define ISR\_8\_15 0xa26f

# 8.6.2.173 ODR\_DECIMATE\_CONFIG

#define ODR\_DECIMATE\_CONFIG 0x28

## 8.6.2.174 PWR\_MGMT0

#define PWR\_MGMT0 0x10

## 8.6.2.175 PWR\_MGMT\_AUX1

#define PWR\_MGMT\_AUX1 0x54

# 8.6.2.176 PWR\_MGMT\_AUX2

#define PWR\_MGMT\_AUX2 0x6e

## 8.6.2.177 REG\_HOST\_MSG

#define REG\_HOST\_MSG 0x73

## 8.6.2.178 REG\_MISC1

#define REG\_MISC1 0x35

# 8.6.2.179 REG\_MISC2

#define REG\_MISC2 0x7f

## 8.6.2.180 RTC\_CONFIG

#define RTC\_CONFIG 0x26

# 8.6.2.181 SELFTEST

#define SELFTEST 0xa290

## 8.6.2.182 SIFS\_I3C\_STC\_CFG

#define SIFS\_I3C\_STC\_CFG 0xa268

# 8.6.2.183 SIFS\_IXC\_ERROR\_STATUS

#define SIFS\_IXC\_ERROR\_STATUS 0xa24b

## 8.6.2.184 SMC\_CONTROL\_0

#define SMC\_CONTROL\_0 0xa258

## 8.6.2.185 SMC\_CONTROL\_1

#define SMC\_CONTROL\_1 0xa259

#### 8.6.2.186 SREG\_CTRL

#define SREG\_CTRL 0xa267

# 8.6.2.187 STATUS\_MASK\_PIN\_0\_7

#define STATUS\_MASK\_PIN\_0\_7 0xa271

#### 8.6.2.188 STATUS\_MASK\_PIN\_16\_23

#define STATUS\_MASK\_PIN\_16\_23 0xa273

# 8.6.2.189 STATUS\_MASK\_PIN\_8\_15

#define STATUS\_MASK\_PIN\_8\_15 0xa272

## 8.6.2.190 STC\_CONFIG

#define STC\_CONFIG 0xa263

# 8.6.2.191 SW\_PLL1\_TRIM

#define SW\_PLL1\_TRIM 0xa2a2

# 8.6.2.192 TEMP\_DATA0\_AUX1

#define TEMP\_DATA0\_AUX1 0x51

## 8.6.2.193 TEMP\_DATA0\_AUX2

#define TEMP\_DATA0\_AUX2 0x6b

#### 8.6.2.194 TEMP\_DATA0\_UI

#define TEMP\_DATA0\_UI 0x0d

# 8.6.2.195 TEMP\_DATA1\_AUX1

#define TEMP\_DATA1\_AUX1 0x50

## 8.6.2.196 TEMP\_DATA1\_AUX2

#define TEMP\_DATA1\_AUX2 0x6a

# 8.6.2.197 TEMP\_DATA1\_UI

#define TEMP\_DATA1\_UI 0x0c

## 8.6.2.198 TMST\_FSYNCH

#define TMST\_FSYNCH 0x0e

# 8.6.2.199 TMST\_FSYNCH\_AUX1

#define TMST\_FSYNCH\_AUX1 0x52

# 8.6.2.200 TMST\_FSYNCH\_AUX2

#define TMST\_FSYNCH\_AUX2 0x6c

## 8.6.2.201 TMST\_FSYNCL

#define TMST\_FSYNCL 0x0f

# 8.6.2.202 TMST\_FSYNCL\_AUX1

#define TMST\_FSYNCL\_AUX1 0x53

# 8.6.2.203 TMST\_FSYNCL\_AUX2

#define TMST\_FSYNCL\_AUX2 0x6d

# 8.6.2.204 TMST\_WOM\_CONFIG


#define TMST\_WOM\_CONFIG 0x23

## 8.6.2.205 WHO\_AM\_I

#define WHO\_AM\_I 0x72

# 8.7 inv\_imu\_selftest.h File Reference

```
#include <stdint.h>
#include "imu/inv_imu_driver_advanced.h"
Include dependency graph for inv_imu_selftest.h:
```



#### Classes

- struct inv\_imu\_selftest\_parameters\_t
  - Self-Test parameters.
- struct inv\_imu\_selftest\_output\_t

Self-test outputs.

#### **Macros**

- #define INV\_IMU\_ST\_STATUS\_SUCCESS 1
  - Indicates test is successful.
- #define INV\_IMU\_ST\_STATUS\_FAIL -1
  - Indicates test is failing.
- #define INV\_IMU\_ST\_STATUS\_NOT\_RUN 0

Indicates test has not run.

## **Functions**

- int inv\_imu\_selftest\_init\_params (inv\_imu\_device\_t \*s, inv\_imu\_selftest\_parameters\_t \*st\_params)


  Provide recommended parameters to execute self-test.
- int inv\_imu\_selftest (inv\_imu\_device\_t \*s, const inv\_imu\_selftest\_parameters\_t \*st\_params, inv\_imu\_selftest\_output\_t \*st\_output)

Perform hardware self-test for Accel and/or Gyro.


# 8.8 inv\_imu\_transport.h File Reference

#include <stdint.h>

Include dependency graph for inv\_imu\_transport.h:



This graph shows which files directly or indirectly include this file:



#### Classes

• struct inv\_imu\_transport\_t

Structure dedicated to transport layer transport interface.

## **Macros**

• #define UI\_I2C 0

identifies I2C interface.

• #define UI\_SPI4 1

identifies 4-wire SPI interface.

• #define UI\_SPI3 2

identifies 3-wire SPI interface.

# **Typedefs**

- typedef int(\* inv\_imu\_read\_reg\_t) (uint8\_t reg, uint8\_t \*buf, uint32\_t len)

  Function pointer to read register(s).
- typedef int(\* inv\_imu\_write\_reg\_t) (uint8\_t reg, const uint8\_t \*buf, uint32\_t len) Function pointer to write register(s).
- typedef uint32\_t inv\_imu\_serif\_type\_t
   Serif type definition.

## **Functions**

- int inv\_imu\_read\_reg (void \*t, uint32\_t reg, uint32\_t len, uint8\_t \*buf)

  Reads data from a register on IMU.
- int inv\_imu\_write\_reg (void \*t, uint32\_t reg, uint32\_t len, const uint8\_t \*buf)

  Writes data to a register on IMU.
- int inv\_imu\_read\_sram (void \*t, uint32\_t addr, uint32\_t len, uint8\_t \*buf)

  Reads data from SRAM on IMU.
- int inv\_imu\_write\_sram (void \*t, uint32\_t addr, uint32\_t len, const uint8\_t \*buf)

  Writes data to SRAM on IMU.

# 8.9 mainpage.dox File Reference

# Index

ACC_STARTUP_TIME_US	ACCEL_CONFIG0_ACCEL_UI_FS_SEL_16_G
Defs, 19	Defs, 28
accel	ACCEL_CONFIG0_ACCEL_UI_FS_SEL_2_G
inv_imu_sensor_event_t, 213	Defs, 28
accel_aux1_en	ACCEL_CONFIG0_ACCEL_UI_FS_SEL_4_G
pwr_mgmt_aux1_t, 243	Defs, 28
accel_aux1_fs_sel	ACCEL_CONFIG0_ACCEL_UI_FS_SEL_8_G
fs_sel_aux1_t, 120	Defs, 28
accel_aux2_en	accel_config0_accel_ui_fs_sel_t
pwr_mgmt_aux2_t, 244	Defs, 28
accel_aux2_fs_sel	accel_config0_t, 95
fs_sel_aux2_t, 121	accel_odr, 95
accel_baseline	accel_ui_fs_sel, 95
inv_imu_adv_var_t, 185	resv_1, 95
accel_baseline_found	accel_data
inv_imu_adv_var_t, 185	inv_imu_fifo_data_t, 203
accel_bit	inv_imu_sensor_data_t, 212
fifo_comp_header_t, 108	ACCEL_DATA_SIZE
fifo_header_t, 118	Defs, 19
ACCEL_CONFIG0	ACCEL_DATA_X0_AUX1
inv_imu_regmap_le.h, 283	inv_imu_regmap_le.h, 283
ACCEL_CONFIG0_ACCEL_ODR_100_HZ	ACCEL_DATA_X0_AUX2
Defs, 28	inv_imu_regmap_le.h, 283
ACCEL_CONFIG0_ACCEL_ODR_12_5_HZ	ACCEL_DATA_X0_UI
Defs, 28	inv_imu_regmap_le.h, 283
ACCEL_CONFIG0_ACCEL_ODR_1600_HZ	ACCEL_DATA_X1_AUX1
Defs, 28	inv_imu_regmap_le.h, 283
ACCEL_CONFIG0_ACCEL_ODR_1_5625_HZ	ACCEL_DATA_X1_AUX2
Defs, 28	inv_imu_regmap_le.h, 283
ACCEL_CONFIG0_ACCEL_ODR_200_HZ	ACCEL_DATA_X1_UI
Defs, 28	inv_imu_regmap_le.h, 283
ACCEL_CONFIG0_ACCEL_ODR_25_HZ	ACCEL_DATA_Y0_AUX1
Defs, 28	inv_imu_regmap_le.h, 284
ACCEL_CONFIGO_ACCEL_ODR_3200_HZ	ACCEL_DATA_Y0_AUX2
Defs, 28	inv_imu_regmap_le.h, 284
ACCEL_CONFIG0_ACCEL_ODR_3_125_HZ	ACCEL_DATA_Y0_UI
Defs, 28	inv_imu_regmap_le.h, 284
ACCEL_CONFIGO_ACCEL_ODR_400_HZ	ACCEL_DATA_Y1_AUX1
Defs, 28	inv_imu_regmap_le.h, 284
ACCEL_CONFIG0_ACCEL_ODR_50_HZ	ACCEL_DATA_Y1_AUX2
Defs, 28	inv_imu_regmap_le.h, 284
ACCEL_CONFIG0_ACCEL_ODR_6400_HZ	ACCEL_DATA_Y1_UI
Defs, 28	inv_imu_regmap_le.h, 284
ACCEL_CONFIG0_ACCEL_ODR_6_25_HZ	ACCEL_DATA_Z0_AUX1
Defs, 28	inv_imu_regmap_le.h, 284
ACCEL_CONFIG0_ACCEL_ODR_800_HZ	ACCEL_DATA_Z0_AUX2
Defs, 28	inv_imu_regmap_le.h, 284
accel_config0_accel_odr_t	ACCEL_DATA_Z0_UI
Defs, 27	inv_imu_regmap_le.h, 285

ACCEL_DATA_Z1_AUX1	wom_z_th, 97
inv_imu_regmap_le.h, 285	activity_class
ACCEL_DATA_Z1_AUX2	inv_imu_edmp_pedometer_data_t, 198
inv_imu_regmap_le.h, 285	adv_var
ACCEL DATA Z1 UI	inv_imu_device_t, 187
inv_imu_regmap_le.h, 285	ap_fsync_flag_clear_sel
accel_dec	fsync_config0_t, 121
inv_imu_adv_fifo_config_t, 182	ap_fsync_sel
accel en	fsync_config0_t, 121
inv_imu_fifo_config_t, 200	ap_spi_34_mode
inv_imu_selftest_parameters_t, 210	intf_config0_t, 175
accel_fifo_odr_dec	ap_spi_34_mode_ovrd
odr_decimate_config_t, 242	intf_config1_ovrd_t, 176
accel_high_res	ap_spi_34_mode_ovrd_val
inv_imu_sensor_event_t, 213	intf_config1_ovrd_t, 176
accel limit	ap_spi_mode
inv_imu_selftest_parameters_t, 210	intf config0 t, 175
accel_lp_avg_sel	ap_spi_mode_ovrd
ipreg_sys2_reg_129_t, 234	intf_config1_ovrd_t, 176
accel_lp_clk_sel	ap spi mode ovrd val
smc_control_0_t, 251	intf_config1_ovrd_t, 176
accel mode	APEX_BUFFER_MGMT
pwr_mgmt0_t, 243	inv_imu_regmap_le.h, 285
accel_odr	apex_buffer_mgmt_t, 97
accel_config0_t, 95	ff_duration_edmp_wptr, 97
accel_odr_different	ff_duration_host_rptr, 97
	·
fifo_header_t, 118	step_count_edmp_wptr, 98
accel_ois_hpf1_byp	step_count_host_rptr, 98
ipreg_sys2_reg_132_t, 236	apex_odr
accel_ois_hpf2_byp	dmp_ext_sen_odr_cfg_t, 98
ipreg_sys2_reg_132_t, 236	aux1_enable
accel_ois_hpfbw_sel	ioc_pad_scenario_t, 218
ipreg_sys2_reg_129_t, 234	aux1_enable_ovrd
accel_ois_lpf1bw_sel	ioc_pad_scenario_aux_ovrd_t, 216
ipreg_sys2_reg_130_t, 234	aux1_enable_ovrd_val
accel_ois_lpf2bw_sel	ioc_pad_scenario_aux_ovrd_t, 216
ipreg_sys2_reg_130_t, 234	aux1_fsync_flag_clear_sel
accel_ois_m6_byp	fsync_config1_t, 122
ipreg_sys2_reg_132_t, 236	aux1_fsync_sel
accel_src_ctrl	fsync_config1_t, 122
ipreg_sys2_reg_123_t, 233	aux1_ireg_auto_addr_inc_dis
accel_status	intf_config_ovrd_aux1_t, 177
inv_imu_selftest_output_t, 208	aux1_mode
accel_ui_fs_sel	ioc_pad_scenario_t, 218
accel_config0_t, 95	aux1_mode_ovrd
accel_ui_lpfbw_sel	ioc_pad_scenario_aux_ovrd_t, 216
ipreg_sys2_reg_131_t, 235	aux1_mode_ovrd_val
ACCEL_WOM_X_THR	ioc_pad_scenario_aux_ovrd_t, 217
inv_imu_regmap_le.h, 285	aux1_sifs_ixc_timeout_err
accel_wom_x_thr_t, 96	sifs_ixc_error_status_t, 250
wom_x_th, 96	aux1_spi_34_mode
ACCEL_WOM_Y_THR	intf_aux_config_t, 174
inv_imu_regmap_le.h, 285	aux1_spi_34_mode_ovrd
accel_wom_y_thr_t, 96	intf_config_ovrd_aux1_t, 177
wom_y_th, 96	aux1_spi_34_mode_ovrd_val
ACCEL_WOM_Z_THR	intf_config_ovrd_aux1_t, 177
inv_imu_regmap_le.h, 285	aux1_spi_mode
accel_wom_z_thr_t, 97	intf_aux_config_t, 174

aux1_spi_mode_ovrd	inv_imu_sleep_us, 53
intf_config_ovrd_aux1_t, 177	inv_imu_soft_reset, 54
aux1_spi_mode_ovrd_val	basic_smd_en
intf_config_ovrd_aux1_t, 177	edmp_apex_en1_t, 103
aux2_enable	bits
ioc_pad_scenario_t, 219	fifo_comp_decode_t, 106
aux2_enable_ovrd	fifo_comp_header_t, 108
ioc_pad_scenario_aux_ovrd_t, 217	fifo_header2_t, 116
aux2_enable_ovrd_val	fifo_header_t, 118
ioc_pad_scenario_aux_ovrd_t, 217	burstlen 0
aux2_ireg_auto_addr_inc_dis	i2cm_command_0_t, 124
intf config ovrd aux2 t, 178	burstlen_1
aux2_spi_mode	i2cm_command_1_t, 124
intf_aux_config_t, 174	burstlen_2
aux2_spi_mode_ovrd	i2cm_command_2_t, 125
intf_config_ovrd_aux2_t, 178	burstlen_3
aux2_spi_mode_ovrd_val	i2cm_command_3_t, 126
intf_config_ovrd_aux2_t, 178	Byte
avg_time	fifo_comp_decode_t, 107
inv_imu_selftest_parameters_t, 211	fifo_comp_header_t, 108
ax_status	fifo_header2_t, 116
inv_imu_selftest_output_t, 208	fifo_header_t, 118
axis	byte_16
inv_imu_edmp_tap_data_t, 199	inv_imu_fifo_data_t, 203
ay_status	byte_20
inv_imu_selftest_output_t, 209	inv_imu_fifo_data_t, 203
az_status	byte_8
inv_imu_selftest_output_t, 209	inv_imu_fifo_data_t, 203
b2s_mounting_matrix	ch_sel_0
inv_imu_edmp_b2s_parameters_t, 195	i2cm_command_0_t, 124
base_conf	ch_sel_1
inv_imu_adv_fifo_config_t, 182	i2cm_command_1_t, 125
Basic Driver, 41	ch_sel_2
FORMAT_16_BITS_DATA, 43	i2cm_command_2_t, 126
inv_imu_flush_fifo, 43	ch_sel_3
inv_imu_get_config_int, 43	i2cm_command_3_t, 127
inv_imu_get_endianness, 44	comp_en
inv_imu_get_fifo_config, 44	inv imu adv fifo config t, 182
inv_imu_get_fifo_frame, 45	comp_frame
inv_imu_get_frame_count, 45	fifo_comp_header_t, 108
inv imu get int status, 45	comp nc flow cfg
inv_imu_get_register_data, 47	inv_imu_adv_fifo_config_t, 183
inv imu get version, 47	comp_ratio
inv_imu_get_who_am_i, 47	fifo_comp_header_t, 108
inv_imu_select_accel_lp_clk, 48	IIIO_comp_neader_t, 100
inv_imu_set_accel_frequency, 48	Defs, 13
inv_imu_set_accel_fsr, 49	ACC STARTUP TIME US, 19
inv_imu_set_accel_ln_bw, 49	ACCEL CONFIGO ACCEL ODR 100 HZ, 28
	ACCEL CONFIGO ACCEL ODR 12 5 HZ, 28
inv_imu_set_accel_lp_avg, 49	
inv_imu_set_accel_mode, 50	ACCEL_CONFIGO_ACCEL_ODR_1600_HZ, 28
inv_imu_set_config_int, 50	ACCEL_CONFIGO_ACCEL_ODR_1_5625_HZ, 28
inv_imu_set_fifo_config, 51	ACCEL_CONFIGO_ACCEL_ODR_200_HZ, 28
inv_imu_set_gyro_frequency, 51	ACCEL_CONFIGO_ACCEL_ODR_25_HZ, 28
inv_imu_set_gyro_fsr, 51	ACCEL_CONFIGO_ACCEL_ODR_3200_HZ, 28
inv_imu_set_gyro_ln_bw, 52	ACCEL_CONFIG0_ACCEL_ODR_3_125_HZ, 28
inv_imu_set_gyro_lp_avg, 52	ACCEL_CONFIGO_ACCEL_ODR_400_HZ, 28
inv_imu_set_gyro_mode, 52	ACCEL_CONFIG0_ACCEL_ODR_50_HZ, 28
inv_imu_set_pin_config_int, 53	ACCEL_CONFIG0_ACCEL_ODR_6400_HZ, 28

ACCEL_CONFIG0_ACCEL_ODR_6_25_HZ, 28	DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_7NS,
ACCEL_CONFIG0_ACCEL_ODR_800_HZ, 28	29
accel_config0_accel_odr_t, 27	EDMP_INT_SRC_ACCEL_DRDY_MASK, 19
ACCEL_CONFIG0_ACCEL_UI_FS_SEL_16_G,	EDMP_INT_SRC_EXT_INT_DRDY_MASK, 19
28	EDMP INT SRC EXT ODR DRDY MASK, 19
ACCEL_CONFIG0_ACCEL_UI_FS_SEL_2_G, 28	EDMP INT SRC GYRO DRDY MASK, 19
ACCEL_CONFIG0_ACCEL_UI_FS_SEL_4_G, 28	EDMP_INT_SRC_ON_DEMAND_MASK, 19
ACCEL_CONFIGO_ACCEL_UI_FS_SEL_8_G, 28	EDMP_INT_SRC_WOM_DRDY_MASK, 19
accel_config0_accel_ui_fs_sel_t, 28	FIFO_ACCEL_GYRO_HIGH_RES_SIZE, 20
ACCEL_DATA_SIZE, 19	FIFO_COMP_1_SAMPLE_IN_FRAME, 20
DMP_EXT_SEN_ODR_CFG_APEX_ODR_100_HZ, 28	FIFO_COMP_2_SAMPLES_IN_FRAME, 20 FIFO_COMP_3_SAMPLES_IN_FRAME, 20
DMP_EXT_SEN_ODR_CFG_APEX_ODR_200_HZ,	FIFO_COMP_4_SAMPLES_IN_FRAME, 20
28	FIFO_COMP_X2_COMPRESSION, 20
DMP_EXT_SEN_ODR_CFG_APEX_ODR_25_HZ,	FIFO_COMP_X3_COMPRESSION, 20
28	FIFO_COMP_X4_COMPRESSION, 20
DMP_EXT_SEN_ODR_CFG_APEX_ODR_400_HZ,	FIFO_CONFIG0_FIFO_DEPTH_APEX, 30
28	FIFO_CONFIG0_FIFO_DEPTH_GAF, 30
DMP_EXT_SEN_ODR_CFG_APEX_ODR_50_HZ,	FIFO_CONFIG0_FIFO_DEPTH_MAX, 30
28	fifo_config0_fifo_depth_t, 29
DMP_EXT_SEN_ODR_CFG_APEX_ODR_800_HZ,	FIFO_CONFIG0_FIFO_MODE_BYPASS, 30
28	FIFO_CONFIG0_FIFO_MODE_SNAPSHOT, 30
dmp_ext_sen_odr_cfg_apex_odr_t, 28	FIFO_CONFIG0_FIFO_MODE_STREAM, 30
DMP_EXT_SEN_ODR_CFG_EXT_ODR_100_HZ,	fifo_config0_fifo_mode_t, 30
29	FIFO_CONFIG2_FIFO_WR_WM_EQ_OR_GT_TH,
DMP_EXT_SEN_ODR_CFG_EXT_ODR_12_5_HZ,	30
29	FIFO_CONFIG2_FIFO_WR_WM_EQ_TH, 30
DMP_EXT_SEN_ODR_CFG_EXT_ODR_200_HZ,	fifo_config2_fifo_wr_wm_gt_th_t, 30
29	FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_DIS,
	30
DMP_EXT_SEN_ODR_CFG_EXT_ODR_25_HZ,	
<del></del>	FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_EVERY_128_FR,
DMP_EXT_SEN_ODR_CFG_EXT_ODR_3_25_HZ,	30
29	FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_EVERY_16_FR,
DMP_EXT_SEN_ODR_CFG_EXT_ODR_400_HZ,	30
29	FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_EVERY_32_FR,
DMP_EXT_SEN_ODR_CFG_EXT_ODR_50_HZ,	30
29	FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_EVERY_64_FR,
DMP_EXT_SEN_ODR_CFG_EXT_ODR_6_25_HZ,	30
29	FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_EVERY_8_FR,
dmp_ext_sen_odr_cfg_ext_odr_t, 28	30
drive_config0_pads_i2c_slew_t, 29	fifo_config4_fifo_comp_nc_flow_cfg_t, 30
DRIVE_CONFIG0_PADS_I2C_SLEW_TYP_20NS,	FIFO_CONFIG4_FIFO_ES0_6B, 31
29	fifo_config4_fifo_es0_6b_9b_t, 30
DRIVE_CONFIG0_PADS_I2C_SLEW_TYP_7NS,	FIFO CONFIG4 FIFO ES0 9B, 31
29	FIFO ES0 6B DATA SIZE, 21
drive_config0_pads_spi_slew_t, 29	FIFO_ES0_9B_DATA_SIZE, 21
DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_0_5NS,	FIFO ES1 DATA SIZE, 21
29	FIFO_HEADER_SIZE, 21
DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_10NS,	FIFO_TEMP_DATA_SIZE, 21
29	FIFO_TEMP_HIGH_RES_SIZE, 21
DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_14NS,	FIFO_TS_FSYNC_SIZE, 21
29 DDIVE CONFIGN DADS SDI SLEW TVD 20NS	FS_SEL_AUX_ACCEL_FS_SEL_16_G, 31
DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_38NS,	FS_SEL_AUX_ACCEL_FS_SEL_2_G, 31
29	FS_SEL_AUX_ACCEL_FS_SEL_4_G, 31
DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_4NS,	FS_SEL_AUX_ACCEL_FS_SEL_8_G, 31
29	fs_sel_aux_accel_fs_sel_t, 31
DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_5NS,	FS_SEL_AUX_GYRO_FS_SEL_1000_DPS, 31
29	FS SEL ALIX GYRO ES SEL 125 DPS 31

FS_SEL_AUX_GYRO_FS_SEL_15_625_DPS, 31	33
FS_SEL_AUX_GYRO_FS_SEL_2000_DPS, 31	INTF_CONFIG1_OVRD_AP_SPI_MODE_OVRD_VAL_1_OR_2,
FS_SEL_AUX_GYRO_FS_SEL_250_DPS, 31	33
FS_SEL_AUX_GYRO_FS_SEL_31_25_DPS, 31	intf_config1_ovrd_ap_spi_mode_ovrd_val_t, 33
FS_SEL_AUX_GYRO_FS_SEL_500_DPS, 31	INTX_CONFIG2_INTX_DRIVE_OD, 33
FS_SEL_AUX_GYRO_FS_SEL_62_5_DPS, 31	INTX_CONFIG2_INTX_DRIVE_PP, 33
fs_sel_aux_gyro_fs_sel_t, 31	intx_config2_intx_drive_t, 33
FSYNC_CONFIG0_AP_FSYNC_ACCEL_X, 32	INTX_CONFIG2_INTX_MODE_LATCH, 34
FSYNC CONFIGO AP FSYNC ACCEL Y, 32	INTX_CONFIG2_INTX_MODE_PULSE, 34
FSYNC_CONFIGO_AP_FSYNC_ACCEL_Z, 32	intx_config2_intx_mode_t, 33
FSYNC_CONFIGO_AP_FSYNC_GYRO_X, 32	INTX_CONFIG2_INTX_POLARITY_HIGH, 34
FSYNC_CONFIGO_AP_FSYNC_GYRO_Y, 32	INTX_CONFIG2_INTX_POLARITY_LOW, 34
FSYNC_CONFIG0_AP_FSYNC_GYRO_Z, 32	intx_config2_intx_polarity_t, 34
FSYNC_CONFIG0_AP_FSYNC_NO, 32	INV_IMU_DISABLE, 22
	INV_IMU_ENABLE, 22
fsync_config0_ap_fsync_sel_t, 31	
FSYNC_CONFIGO_AP_FSYNC_TEMP, 32	INV_IMU_ERROR, 22
GYR_STARTUP_TIME_US, 21	INV_IMU_ERROR_BAD_ARG, 22
GYRO_CONFIGO_GYRO_ODR_100_HZ, 32	INV_IMU_ERROR_EDMP_BUF_EMPTY, 23
GYRO_CONFIGO_GYRO_ODR_12_5_HZ, 32	INV_IMU_ERROR_EDMP_ODR, 23
GYRO_CONFIGO_GYRO_ODR_1600_HZ, 32	INV_IMU_ERROR_TIMEOUT, 23
GYRO_CONFIGO_GYRO_ODR_1_5625_HZ, 32	INV_IMU_ERROR_TRANSPORT, 23
GYRO_CONFIG0_GYRO_ODR_200_HZ, 32	INV_IMU_INT1, 34
GYRO_CONFIG0_GYRO_ODR_25_HZ, 32	INV_IMU_INT2, 34
GYRO_CONFIG0_GYRO_ODR_3200_HZ, 32	inv_imu_int_num_t, 34
GYRO_CONFIG0_GYRO_ODR_3_125_HZ, 32	INV_IMU_OK, 23
GYRO_CONFIG0_GYRO_ODR_400_HZ, 32	INVALID_VALUE_FIFO, 23
GYRO_CONFIG0_GYRO_ODR_50_HZ, 32	INVALID_VALUE_FIFO_1B, 24
GYRO_CONFIG0_GYRO_ODR_6400_HZ, 32	IOC_PAD_SCENARIO_OVRD_INT2_CFG_OVRD_VAL_DRDY_INT8
GYRO_CONFIG0_GYRO_ODR_6_25_HZ, 32	34
GYRO_CONFIG0_GYRO_ODR_800_HZ, 32	IOC_PAD_SCENARIO_OVRD_INT2_CFG_OVRD_VAL_INT2,
gyro_config0_gyro_odr_t, 32	34
GYRO_CONFIG0_GYRO_UI_FS_SEL_1000_DPS,	ioc_pad_scenario_ovrd_pads_int2_cfg_ovrd_val_t,
33	34
GYRO_CONFIG0_GYRO_UI_FS_SEL_125_DPS,	IPREG_SYS1_REG_166_GYRO_SRC_CTRL_INTERPOLATOR_OF
32	35
GYRO_CONFIG0_GYRO_UI_FS_SEL_15_625_DPS,	IPREG_SYS1_REG_166_GYRO_SRC_CTRL_INTERPOLATOR_OF
32	35
GYRO_CONFIG0_GYRO_UI_FS_SEL_2000_DPS,	IPREG_SYS1_REG_166_GYRO_SRC_CTRL_INTERPOLATOR_ON
33	35
GYRO_CONFIG0_GYRO_UI_FS_SEL_250_DPS,	ipreg sys1 reg 166 gyro src ctrl sel t, 34
32	IPREG_SYS1_REG_170_GYRO_LP_AVG_1, 35
GYRO CONFIGO GYRO UI FS SEL 31 25 DPS,	IPREG SYS1 REG 170 GYRO LP AVG 10, 35
32	IPREG_SYS1_REG_170_GYRO_LP_AVG_11, 35
GYRO_CONFIG0_GYRO_UI_FS_SEL_500_DPS,	IPREG SYS1 REG 170 GYRO LP AVG 16, 35
33	IPREG_SYS1_REG_170_GYRO_LP_AVG_18, 35
GYRO_CONFIG0_GYRO_UI_FS_SEL_62_5_DPS,	IPREG_SYS1_REG_170_GYRO_LP_AVG_2, 35
	IPREG_SYS1_REG_170_GYRO_LP_AVG_20, 35
32	IPREG_SYS1_REG_170_GYRO_LP_AVG_32, 35
gyro_config0_gyro_ui_fs_sel_t, 32	
GYRO_DATA_SIZE, 22	IPREG_SYS1_REG_170_GYRO_LP_AVG_4, 35
INT4_TO_INT8, 22	IPREG_SYS1_REG_170_GYRO_LP_AVG_5, 35
INT5_TO_INT8, 22	IPREG_SYS1_REG_170_GYRO_LP_AVG_64, 35
INTF_CONFIG1_OVRD_AP_SPI_34_MODE_OVRD_VAI	
33	IPREG_SYS1_REG_170_GYRO_LP_AVG_8, 35
INTF_CONFIG1_OVRD_AP_SPI_34_MODE_OVRD_VAI	
33	IPREG_SYS1_REG_172_GYRO_UI_LPFBW_DIV_128,
intf_config1_ovrd_ap_spi_34_mode_ovrd_val_t,	35
33	IPREG_SYS1_REG_172_GYRO_UI_LPFBW_DIV_16,
INTF CONFIG1 OVRD AP SPI MODE OVRD VAL 0	

```
IPREG_SYS1_REG_172_GYRO_UI_LPFBW_DIV_32,
                                           ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_128,
IPREG_SYS1_REG_172_GYRO_UI_LPFBW_DIV_4,
                                           ODR DECIMATE CONFIG ACCEL FIFO ODR DEC 16,
   35
IPREG_SYS1_REG_172_GYRO_UI_LPFBW_DIV_64,
                                           ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_2,
IPREG_SYS1_REG_172_GYRO_UI_LPFBW_DIV_8,
                                           ODR DECIMATE CONFIG ACCEL FIFO ODR DEC 2048,
                                               37
IPREG SYS1 REG 172 GYRO UI LPFBW NO FILTERODR DECIMATE CONFIG ACCEL FIFO ODR DEC 256,
                                               37
                                           ODR DECIMATE CONFIG ACCEL FIFO ODR DEC 32,
ipreg_sys1_reg_172_gyro_ui_lpfbw_sel_t, 35
IPREG_SYS2_REG_123_ACCEL_SRC_CTRL_INTERPOLATOR_OFF_FIR_OFF,
                                           ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_4,
IPREG SYS2 REG 123 ACCEL SRC CTRL INTERPOLATOR OFF FIR ON,
                                           ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_4096,
   36
IPREG_SYS2_REG_123_ACCEL_SRC_CTRL_INTERPOLATOR_ON_FIR_ON,
                                           ODR DECIMATE CONFIG ACCEL FIFO ODR DEC 512,
ipreg_sys2_reg_123_accel_src_ctrl_sel_t, 35
IPREG_SYS2_REG_129_ACCEL_LP_AVG_1, 36
                                           ODR DECIMATE CONFIG ACCEL FIFO ODR DEC 64,
IPREG_SYS2_REG_129_ACCEL_LP_AVG_10,
                                               37
                                           ODR DECIMATE CONFIG ACCEL FIFO ODR DEC 8,
IPREG SYS2 REG 129 ACCEL LP AVG 11,
                                           odr_decimate_config_accel_fifo_odr_dec_t, 37
                                           ODR DECIMATE CONFIG GYRO FIFO ODR DEC 1,
IPREG_SYS2_REG_129_ACCEL_LP_AVG_16,
IPREG_SYS2_REG_129_ACCEL_LP_AVG_18,
                                           ODR DECIMATE CONFIG GYRO FIFO ODR DEC 1024,
   36
                                               37
IPREG SYS2 REG 129 ACCEL LP AVG 2, 36
                                           ODR DECIMATE CONFIG GYRO FIFO ODR DEC 128,
IPREG SYS2 REG 129 ACCEL LP AVG 20,
                                           ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_16,
   36
IPREG_SYS2_REG_129_ACCEL_LP_AVG_32,
                                           ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_2,
IPREG_SYS2_REG_129_ACCEL_LP_AVG_4, 36
IPREG_SYS2_REG_129_ACCEL_LP_AVG_5, 36
                                           ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_2048,
IPREG_SYS2_REG_129_ACCEL_LP_AVG_64,
   36
                                           ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_256,
IPREG_SYS2_REG_129_ACCEL_LP_AVG_7, 36
IPREG_SYS2_REG_129_ACCEL_LP_AVG_8, 36
                                           ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_32,
ipreg sys2 reg 129 accel lp avg sel t, 36
                                               37
IPREG SYS2 REG 131 ACCEL UI LPFBW DIV 128, ODR DECIMATE CONFIG GYRO FIFO ODR DEC 4,
                                               37
IPREG SYS2 REG 131 ACCEL UI LPFBW DIV 16,
                                           ODR DECIMATE CONFIG GYRO FIFO ODR DEC 4096,
   36
                                               37
IPREG SYS2 REG 131 ACCEL UI LPFBW DIV 32,
                                           ODR DECIMATE CONFIG GYRO FIFO ODR DEC 512,
   36
                                               37
                                           ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_64,
IPREG_SYS2_REG_131_ACCEL_UI_LPFBW_DIV_4,
IPREG SYS2 REG 131 ACCEL UI LPFBW DIV 64,
                                           ODR DECIMATE CONFIG GYRO FIFO ODR DEC 8,
   36
IPREG SYS2 REG 131 ACCEL UI LPFBW DIV 8,
                                           odr_decimate_config_gyro_fifo_odr_dec_t, 37
                                           OUT OF BOUND TEMP NEG FIFO 1B, 24
   36
IPREG SYS2 REG 131 ACCEL UI LPFBW NO FILTEBUT OF BOUND TEMP POS FIFO 1B, 24
                                           PWR MGMT0 ACCEL MODE LN, 38
                                           PWR_MGMT0_ACCEL_MODE_LP, 38
ipreg_sys2_reg_131_accel_ui_lpfbw_t, 36
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_1,PWR_MGMT0_ACCEL_MODE_OFF, 38
                                           pwr mgmt0 accel mode t, 37
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_10224,R_MGMT0_GYRO_MODE_LN, 38
   37
                                           PWR_MGMT0_GYRO_MODE_LP, 38
```

PWR_MGMT0_GYRO_MODE_OFF, 38	selftest_gyro_threshold_t, 39
PWR_MGMT0_GYRO_MODE_STANDBY, 38	SELFTEST_PATCH_EN_ACCEL_PHASE1, 40
pwr_mgmt0_gyro_mode_t, 38	SELFTEST_PATCH_EN_ACCEL_PHASE2, 40
REG_MISC1_OSC_ID_OVRD_EDOSC, 38	SELFTEST_PATCH_EN_GYRO1_PHASE1, 40
REG_MISC1_OSC_ID_OVRD_EXT_CLK, 38	SELFTEST_PATCH_EN_GYRO1_PHASE2, 40
REG_MISC1_OSC_ID_OVRD_OFF, 38	SELFTESTCAL INIT DIS, 25
REG_MISC1_OSC_ID_OVRD_PLL, 38	SELFTESTCAL INIT EN, 25
REG_MISC1_OSC_ID_OVRD_RCOSC, 38	SELFTESTCAL INIT EN MASK, 25
reg_misc1_osc_id_ovrd_t, 38	SMC_CONTROL_0_ACCEL_LP_CLK_RCOSC,
SELFTEST ACCEL DIS, 24	39
SELFTEST ACCEL EN, 24	smc control 0 accel lp clk sel t, 39
SELFTEST_ACCEL_EN_MASK, 24	SMC_CONTROL_0_ACCEL_LP_CLK_WUOSC,
SELFTEST_ACCEL_THRESH_MASK, 24	39
SELFTEST_ACCEL_THRESHOLD_10_PERCENT,	SREG_CTRL_SREG_DATA_BIG_ENDIAN, 40
38	sreg_ctrl_sreg_data_endian_sel_t, 39
SELFTEST_ACCEL_THRESHOLD_15_PERCENT,	SREG_CTRL_SREG_DATA_LITTLE_ENDIAN, 40
38	stc_patch_params_t, 40
SELFTEST_ACCEL_THRESHOLD_20_PERCENT,	STC_RESULTS_ACCEL_SC_MASK, 25
38	STC_RESULTS_ACCEL_X_MASK, 26
SELFTEST_ACCEL_THRESHOLD_25_PERCENT,	STC_RESULTS_ACCEL_Y_MASK, 26
38	STC_RESULTS_ACCEL_Z_MASK, 26
SELFTEST_ACCEL_THRESHOLD_30_PERCENT,	STC_RESULTS_GYRO_SC_MASK, 26
38	STC_RESULTS_GYRO_X_MASK, 26
SELFTEST_ACCEL_THRESHOLD_40_PERCENT,	STC_RESULTS_GYRO_Y_MASK, 26
38	STC_RESULTS_GYRO_Z_MASK, 26
SELFTEST_ACCEL_THRESHOLD_50_PERCENT,	STC_RESULTS_ST_STATUS_MASK, 26
38	TAP_SMUDGE_REJECT_THR_400HZ, 27
SELFTEST_ACCEL_THRESHOLD_5_PERCENT,	TAP_SMUDGE_REJECT_THR_800HZ, 27
38	TAP_TMAX_400HZ, 27
selftest_accel_threshold_t, 38	TAP_TMAX_800HZ, 27
SELFTEST_AVERAGE_TIME_MASK, 24	TAP_TMIN_400HZ, 27
selftest_average_time_t, 39	TAP_TMIN_800HZ, 27
SELFTEST_AVG_TIME_10_MS, 39	TEMP_DATA_SIZE, 27
SELFTEST_AVG_TIME_160_MS, 39	TMST_WOM_CONFIG_TMST_RESOL_16_US,
SELFTEST_AVG_TIME_20_MS, 39	40
SELFTEST_AVG_TIME_320_MS, 39	TMST_WOM_CONFIG_TMST_RESOL_1_US, 40
SELFTEST AVG TIME 40 MS, 39	tmst_wom_config_tmst_resol_t, 40
SELFTEST_AVG_TIME_80_MS, 39	TMST_WOM_CONFIG_WOM_INT_DUR_1_SMPL,
SELFTEST_GYRO_DIS, 25	40
SELFTEST_GYRO_EN, 25	40
SELFTEST GYRO EN MASK, 25	
SELETEST GIRD EN MASK 15	TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL,
:	TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL, 40
SELFTEST_GYRO_THRESH_MASK, 25	TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_3_SMPL,
SELFTEST_GYRO_THRESH_MASK, 25 SELFTEST_GYRO_THRESHOLD_10_PERCENT,	TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_3_SMPL, 40
SELFTEST_GYRO_THRESH_MASK, 25 SELFTEST_GYRO_THRESHOLD_10_PERCENT, 39	TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_3_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_4_SMPL,
SELFTEST_GYRO_THRESH_MASK, 25 SELFTEST_GYRO_THRESHOLD_10_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_15_PERCENT,	TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_3_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_4_SMPL, 40
SELFTEST_GYRO_THRESH_MASK, 25 SELFTEST_GYRO_THRESHOLD_10_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_15_PERCENT, 39	TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_3_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_4_SMPL, 40 tmst_wom_config_wom_int_dur_t, 40
SELFTEST_GYRO_THRESH_MASK, 25 SELFTEST_GYRO_THRESHOLD_10_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_15_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_20_PERCENT,	TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_3_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_4_SMPL, 40 tmst_wom_config_wom_int_dur_t, 40 TMST_WOM_CONFIG_WOM_INT_MODE_ANDED,
SELFTEST_GYRO_THRESH_MASK, 25 SELFTEST_GYRO_THRESHOLD_10_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_15_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_20_PERCENT, 39	TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_3_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_4_SMPL, 40 tmst_wom_config_wom_int_dur_t, 40 TMST_WOM_CONFIG_WOM_INT_MODE_ANDED, 41
SELFTEST_GYRO_THRESH_MASK, 25 SELFTEST_GYRO_THRESHOLD_10_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_15_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_20_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_25_PERCENT,	TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_3_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_4_SMPL, 40 tmst_wom_config_wom_int_dur_t, 40 TMST_WOM_CONFIG_WOM_INT_MODE_ANDED, 41 TMST_WOM_CONFIG_WOM_INT_MODE_ORED,
SELFTEST_GYRO_THRESH_MASK, 25 SELFTEST_GYRO_THRESHOLD_10_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_15_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_20_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_25_PERCENT, 39	TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_3_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_4_SMPL, 40 tmst_wom_config_wom_int_dur_t, 40 TMST_WOM_CONFIG_WOM_INT_MODE_ANDED, 41 TMST_WOM_CONFIG_WOM_INT_MODE_ORED, 41
SELFTEST_GYRO_THRESH_MASK, 25 SELFTEST_GYRO_THRESHOLD_10_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_15_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_20_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_25_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_30_PERCENT,	TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_3_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_4_SMPL, 40 tmst_wom_config_wom_int_dur_t, 40 TMST_WOM_CONFIG_WOM_INT_MODE_ANDED, 41 TMST_WOM_CONFIG_WOM_INT_MODE_ORED, 41 tmst_wom_config_wom_int_mode_t, 41
SELFTEST_GYRO_THRESH_MASK, 25 SELFTEST_GYRO_THRESHOLD_10_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_15_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_20_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_25_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_30_PERCENT, 39	TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_3_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_4_SMPL, 40 tmst_wom_config_wom_int_dur_t, 40 TMST_WOM_CONFIG_WOM_INT_MODE_ANDED, 41 TMST_WOM_CONFIG_WOM_INT_MODE_ORED, 41 tmst_wom_config_wom_int_mode_t, 41 TMST_WOM_CONFIG_WOM_MODE_CMP_INIT,
SELFTEST_GYRO_THRESH_MASK, 25 SELFTEST_GYRO_THRESHOLD_10_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_15_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_20_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_25_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_30_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_40_PERCENT,	TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_3_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_4_SMPL, 40 tmst_wom_config_wom_int_dur_t, 40 TMST_WOM_CONFIG_WOM_INT_MODE_ANDED, 41 TMST_WOM_CONFIG_WOM_INT_MODE_ORED, 41 tmst_wom_config_wom_int_mode_t, 41 TMST_WOM_CONFIG_WOM_MODE_CMP_INIT, 41
SELFTEST_GYRO_THRESH_MASK, 25 SELFTEST_GYRO_THRESHOLD_10_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_20_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_20_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_25_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_30_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_40_PERCENT, 39	TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL, 40  TMST_WOM_CONFIG_WOM_INT_DUR_3_SMPL, 40  TMST_WOM_CONFIG_WOM_INT_DUR_4_SMPL, 40  tmst_wom_config_wom_int_dur_t, 40  TMST_WOM_CONFIG_WOM_INT_MODE_ANDED, 41  TMST_WOM_CONFIG_WOM_INT_MODE_ORED, 41  tmst_wom_config_wom_int_mode_t, 41  TMST_WOM_CONFIG_WOM_MODE_CMP_INIT, 41  TMST_WOM_CONFIG_WOM_MODE_CMP_PREV,
SELFTEST_GYRO_THRESH_MASK, 25 SELFTEST_GYRO_THRESHOLD_10_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_15_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_20_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_25_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_30_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_40_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_40_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_50_PERCENT,	TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_3_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_4_SMPL, 40 tmst_wom_config_wom_int_dur_t, 40 TMST_WOM_CONFIG_WOM_INT_MODE_ANDED, 41 TMST_WOM_CONFIG_WOM_INT_MODE_ORED, 41 tmst_wom_config_wom_int_mode_t, 41 TMST_WOM_CONFIG_WOM_MODE_CMP_INIT, 41 TMST_WOM_CONFIG_WOM_MODE_CMP_PREV, 41
SELFTEST_GYRO_THRESH_MASK, 25 SELFTEST_GYRO_THRESHOLD_10_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_15_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_20_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_25_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_30_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_40_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_50_PERCENT, 39	TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_3_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_4_SMPL, 40 tmst_wom_config_wom_int_dur_t, 40 TMST_WOM_CONFIG_WOM_INT_MODE_ANDED, 41 TMST_WOM_CONFIG_WOM_INT_MODE_ORED, 41 tmst_wom_config_wom_int_mode_t, 41 TMST_WOM_CONFIG_WOM_MODE_CMP_INIT, 41 TMST_WOM_CONFIG_WOM_MODE_CMP_PREV, 41 tmst_wom_config_wom_mode_t, 41
SELFTEST_GYRO_THRESH_MASK, 25 SELFTEST_GYRO_THRESHOLD_10_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_15_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_20_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_25_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_30_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_40_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_40_PERCENT, 39 SELFTEST_GYRO_THRESHOLD_50_PERCENT, 39	TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_3_SMPL, 40 TMST_WOM_CONFIG_WOM_INT_DUR_4_SMPL, 40 tmst_wom_config_wom_int_dur_t, 40 TMST_WOM_CONFIG_WOM_INT_MODE_ANDED, 41 TMST_WOM_CONFIG_WOM_INT_MODE_ORED, 41 tmst_wom_config_wom_int_mode_t, 41 TMST_WOM_CONFIG_WOM_MODE_CMP_INIT, 41 TMST_WOM_CONFIG_WOM_MODE_CMP_PREV, 41

dev_id_1	Defs, 29
i2cm_dev_profile3_t, 130	DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_14NS
direction	Defs, 29
inv_imu_edmp_tap_data_t, 199	DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_38NS
DMP_EXT_SEN_ODR_CFG	Defs, 29
inv_imu_regmap_le.h, 286	DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_4NS
DMP_EXT_SEN_ODR_CFG_APEX_ODR_100_HZ	Defs, 29
Defs, 28	DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_5NS
DMP_EXT_SEN_ODR_CFG_APEX_ODR_200_HZ	Defs, 29
Defs, 28	DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_7NS
DMP_EXT_SEN_ODR_CFG_APEX_ODR_25_HZ	Defs, 29
Defs, 28	drive_config0_t, 99
DMP_EXT_SEN_ODR_CFG_APEX_ODR_400_HZ	pads_i2c_slew, 99
Defs, 28	pads_spi_slew, 99
DMP_EXT_SEN_ODR_CFG_APEX_ODR_50_HZ	resv_1, 100
Defs, 28	virtual_access_aux2_en, 100
DMP_EXT_SEN_ODR_CFG_APEX_ODR_800_HZ	DRIVE_CONFIG1
Defs, 28	inv_imu_regmap_le.h, 286
dmp_ext_sen_odr_cfg_apex_odr_t	drive_config1_t, 100
Defs, 28	pads_i3c_ddr_slew, 100
DMP_EXT_SEN_ODR_CFG_EXT_ODR_100_HZ	pads_i3c_sdr_slew, 100
Defs, 29	resv_1, 100
DMP_EXT_SEN_ODR_CFG_EXT_ODR_12_5_HZ	DRIVE_CONFIG2
Defs, 29	inv_imu_regmap_le.h, 286
DMP_EXT_SEN_ODR_CFG_EXT_ODR_200_HZ	drive_config2_t, 101
Defs, 29	pads_slew, 101
DMP_EXT_SEN_ODR_CFG_EXT_ODR_25_HZ	resv_1, 101
Defs, 29	Driver Advanced, 54
DMP_EXT_SEN_ODR_CFG_EXT_ODR_3_25_HZ	FIFO_MIRRORING_SIZE, 56
Defs, 29	inv_imu_adv_configure_wom, 57
DMP_EXT_SEN_ODR_CFG_EXT_ODR_400_HZ	inv_imu_adv_convert_odr_bitfield_to_us, 58
Defs, 29	inv_imu_adv_device_reset, 58
DMP_EXT_SEN_ODR_CFG_EXT_ODR_50_HZ Defs, 29	inv_imu_adv_disable_accel, 58 inv_imu_adv_disable_gyro, 59
DMP_EXT_SEN_ODR_CFG_EXT_ODR_6_25_HZ	inv_imu_adv_disable_wom, 59
Defs, 29	inv_imu_adv_enable_accel_ln, 59
dmp_ext_sen_odr_cfg_ext_odr_t	inv_imu_adv_enable_accel_in, 59 inv imu adv enable accel lp, 60
Defs, 28	inv_imu_adv_enable_gyro_ln, 60
dmp_ext_sen_odr_cfg_t, 98	inv_imu_adv_enable_gyro_lp, 61
apex_odr, 98	inv_imu_adv_enable_wom, 61
ext_odr, 98	inv_imu_adv_get_accel_fsr, 61
ext_sensor_en, 99	inv_imu_adv_get_data_from_fifo, 62
resv_1, 99	inv_imu_adv_get_data_from_registers, 62
double_tap_timing	inv_imu_adv_get_fifo_config, 63
inv_imu_edmp_tap_data_t, 199	inv_imu_adv_get_gyro_fsr, 63
DRIVE CONFIG0	inv_imu_adv_get_timestamp_resolution_us, 63
inv imu regmap le.h, 286	inv_imu_adv_init, 64
drive_config0_pads_i2c_slew_t	inv_imu_adv_parse_fifo_data, 64
Defs, 29	inv_imu_adv_power_down_sram, 64
DRIVE_CONFIG0_PADS_I2C_SLEW_TYP_20NS	inv_imu_adv_power_up_sram, 65
Defs, 29	inv_imu_adv_reset_fifo, 65
DRIVE_CONFIG0_PADS_I2C_SLEW_TYP_7NS	inv_imu_adv_set_endianness, 65
Defs, 29	inv_imu_adv_set_fifo_config, 66
drive_config0_pads_spi_slew_t	inv_imu_adv_set_timestamp_resolution, 66
Defs, 29	inv_imu_sensor_id_t, 56
DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_0_5NS	INV_SENSOR_ACCEL, 57
Defs, 29	INV_SENSOR_EDMP_FF, 57
DRIVE_CONFIG0_PADS_SPI_SLEW_TYP_10NS	INV_SENSOR_EDMP_HIGHG, 57

INV_SENSOR_EDMP_LOWG, 57	INV IMU EDMP TAP SINGLE, 71
INV_SENSOR_EDMP_PEDOMETER_COUNT, 57	INV_IMU_EDMP_UNKNOWN, 70
INV_SENSOR_EDMP_PEDOMETER_EVENT, 57	inv_imu_edmp_unmask_int_src, 82
INV_SENSOR_EDMP_R2W_SLEEP, 57	inv_imu_edmp_wait_for_idle, 83
INV_SENSOR_EDMP_R2W_WAKE, 57	INV_IMU_EDMP_WALK, 70
INV SENSOR EDMP SMD, 57	INV_IMU_READ_EDMP_SRAM, 69
INV_SENSOR_EDMP_TAP, 57	INV_IMU_WRITE_EDMP_SRAM, 69
INV_SENSOR_EDMP_TILT, 57	EDMP Wearable, 83
INV_SENSOR_ES0, 57	inv_imu_edmp_b2s_disable, 84
INV_SENSOR_ES1, 57	inv_imu_edmp_b2s_enable, 84
INV_SENSOR_FSYNC_EVENT, 57	inv_imu_edmp_b2s_get_parameters, 85
INV_SENSOR_GYRO, 57	inv_imu_edmp_b2s_init, 85
INV_SENSOR_MAX, 57	inv_imu_edmp_b2s_set_parameters, 85
INV_SENSOR_TEMPERATURE, 57	EDMP_APEX_EN0
WV_GENGON_TERM ENVIONE, 57	inv_imu_regmap_le.h, 286
EDMP, 67	
inv_imu_edmp_activity_class_t, 70	edmp_apex_en0
	edmp_apex_enx_t, 105
inv_imu_edmp_configure, 71	edmp_apex_en0_t, 101
inv_imu_edmp_disable, 72	ff_en, 102
inv_imu_edmp_disable_ff, 72	pedo_en, 102
inv_imu_edmp_disable_pedometer, 73	r2w_en, 102
inv_imu_edmp_disable_r2w, 73	reserved0, 102
inv_imu_edmp_disable_smd, 73	
inv_imu_edmp_disable_tap, 74	reserved1, 102
	smd_en, 102
inv_imu_edmp_disable_tilt, 74	tap_en, 103
inv_imu_edmp_enable, 74	tilt_en, 103
inv_imu_edmp_enable_ff, 75	EDMP_APEX_EN1
inv_imu_edmp_enable_pedometer, 75	inv_imu_regmap_le.h, 286
inv_imu_edmp_enable_r2w, 75	edmp_apex_en1
inv_imu_edmp_enable_smd, 76	edmp_apex_enx_t, 105
inv_imu_edmp_enable_tap, 76	
inv_imu_edmp_enable_tilt, 77	edmp_apex_en1_t, 103
	basic_smd_en, 103
inv_imu_edmp_get_apex_parameters, 77	edmp_enable, 103
inv_imu_edmp_get_config_int_apex, 77	feature3_en, 104
inv_imu_edmp_get_ff_data, 78	init_en, 104
inv_imu_edmp_get_int_apex_status, 78	power save en, 104
inv_imu_edmp_get_pedometer_data, 78	resv_1, 104
inv_imu_edmp_get_tap_data, 79	resv_2, 104
inv_imu_edmp_init_apex, 79	
INV_IMU_EDMP_INT0, 70	soft_hard_iron_corr_en, 104
	edmp_apex_enx_t, 105
INV_IMU_EDMP_INT1, 70	edmp_apex_en0, 105
INV_IMU_EDMP_INT2, 70	edmp_apex_en1, 105
inv_imu_edmp_int_t, 70	edmp_enable
inv_imu_edmp_mask_int_src, 80	edmp_apex_en1_t, 103
inv_imu_edmp_recompute_apex_decimation, 80	edmp idle
INV_IMU_EDMP_RUN, 70	ipreg misc t, 227
inv_imu_edmp_run_ondemand, 81	• •
inv_imu_edmp_set_apex_parameters, 81	EDMP_INT_SRC_ACCEL_DRDY_MASK
	Defs, 19
inv_imu_edmp_set_config_int_apex, 82	EDMP_INT_SRC_EXT_INT_DRDY_MASK
inv_imu_edmp_set_frequency, 82	Defs, 19
inv_imu_edmp_tap_axis_t, 70	EDMP INT SRC EXT ODR DRDY MASK
INV_IMU_EDMP_TAP_AXIS_X, 71	Defs, 19
INV_IMU_EDMP_TAP_AXIS_Y, 71	EDMP INT SRC GYRO DRDY MASK
INV_IMU_EDMP_TAP_AXIS_Z, 71	
INV_IMU_EDMP_TAP_DIR_NEGATIVE, 71	Defs, 19
INV_IMU_EDMP_TAP_DIR_POSITIVE, 71	EDMP_INT_SRC_ON_DEMAND_MASK
inv_imu_edmp_tap_dir_t, 71	Defs, 19
	EDMP_INT_SRC_WOM_DRDY_MASK
INV_IMU_EDMP_TAP_DOUBLE, 71	Defs, 19
iny imu edmp tap num t. 71	

edmp_on_demand_en	fifo_header2_t, 116
reg_host_msg_t, 245	ext_header
EDMP_PRGRM_IRQ0_0	fifo_comp_header_t, 108
inv_imu_regmap_le.h, 286	fifo_header_t, 118
EDMP_PRGRM_IRQ0_1	ext_odr
inv_imu_regmap_le.h, 286	dmp_ext_sen_odr_cfg_t, 98
EDMP_PRGRM_IRQ1_0	ext_sensor_en
inv_imu_regmap_le.h, 287	dmp_ext_sen_odr_cfg_t, 99
EDMP_PRGRM_IRQ1_1	_
inv_imu_regmap_le.h, 287	feature3_en
EDMP_PRGRM_IRQ2_0	edmp_apex_en1_t, 104
inv_imu_regmap_le.h, 287	ff_debounce_duration
EDMP_PRGRM_IRQ2_1	inv_imu_edmp_apex_parameters_t, 189
inv_imu_regmap_le.h, 287	ff_duration_edmp_wptr
EDMP_SP_START_ADDR	apex_buffer_mgmt_t, 97
inv_imu_regmap_le.h, 287	ff_duration_host_rptr
edmp_sp_start_addr	apex_buffer_mgmt_t, 97
edmp_sp_start_addr_t, 106	ff_en
edmp_sp_start_addr_t, 106	edmp_apex_en0_t, 102
edmp_sp_start_addr, 106	ff_max_duration
en_ax_st	inv_imu_edmp_apex_parameters_t, 190
selftest_t, 248	ff_min_duration
en_ay_st	inv_imu_edmp_apex_parameters_t, 190
selftest_t, 248	fifo_accel_en
en_az_st	fifo_config3_t, 111
selftest_t, 249	FIFO_ACCEL_GYRO_HIGH_RES_SIZE
en_gx_st	Defs, 20
selftest_t, 249	FIFO_COMP_1_SAMPLE_IN_FRAME
en_gy_st	Defs, 20
selftest_t, 249	FIFO_COMP_2_SAMPLES_IN_FRAME
en_gz_st	Defs, 20
selftest_t, 249	FIFO_COMP_3_SAMPLES_IN_FRAME Defs, 20
endflag_0	•
i2cm_command_0_t, 124	FIFO_COMP_4_SAMPLES_IN_FRAME Defs, 20
endflag_1	fifo_comp_decode_t, 106
i2cm_command_1_t, 125	bits, 106
endflag_2	Byte, 107
i2cm_command_2_t, 126	valid_samples_a, 107
endflag_3	valid_samples_g, 107
i2cm_command_3_t, 127	fifo_comp_en
endianness_data	fifo_config4_t, 112
inv_imu_device_t, 188	inv_imu_adv_var_t, 185
es0	fifo comp header t, 107
inv_imu_sensor_event_t, 213	accel_bit, 108
es0_6b_9b	bits, 108
fifo_header2_t, 116	Byte, 108
inv_imu_adv_fifo_config_t, 183	comp_frame, 108
es0_en	comp_ratio, 108
fifo_header2_t, 116	ext_header, 108
inv_imu_adv_fifo_config_t, 183	gyro_bit, 108
es0_vld fifo_header2_t, 116	tot_sample, 109
es1	fifo_comp_nc_flow_cfg
inv_imu_sensor_event_t, 214	fifo_config4_t, 112
es1 en	FIFO_COMP_X2_COMPRESSION
fifo_header2_t, 116	Defs, 20
inv_imu_adv_fifo_config_t, 183	FIFO_COMP_X3_COMPRESSION
es1 vld	Defs, 20
	FIFO_COMP_X4_COMPRESSION

Defs, 20	resv_1, 112
FIFO_CONFIG0	FIFO_CONFIG4
inv_imu_regmap_le.h, 287	inv_imu_regmap_le.h, 288
fifo_config0	fifo_config4
fifo_configx_t, 114	fifo_configx_t, 114
FIFO_CONFIG0_FIFO_DEPTH_APEX	FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_DIS
Defs, 30	Defs, 30
FIFO_CONFIG0_FIFO_DEPTH_GAF	FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_EVERY_128_FR
Defs, 30	Defs, 30
FIFO_CONFIG0_FIFO_DEPTH_MAX	FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_EVERY_16_FR
Defs, 30	Defs, 30
fifo_config0_fifo_depth_t	FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_EVERY_32_FR
Defs, 29	Defs, 30
FIFO_CONFIGO_FIFO_MODE_BYPASS	FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_EVERY_64_FR
Defs, 30	Defs, 30
FIFO_CONFIG0_FIFO_MODE_SNAPSHOT	FIFO_CONFIG4_FIFO_COMP_NC_FLOW_CFG_EVERY_8_FR
Defs, 30	Defs, 30
FIFO_CONFIG0_FIFO_MODE_STREAM	fifo_config4_fifo_comp_nc_flow_cfg_t
Defs, 30	Defs, 30
fifo_config0_fifo_mode_t	FIFO_CONFIG4_FIFO_ES0_6B
Defs, 30	Defs, 31
fifo_config0_t, 109	fifo_config4_fifo_es0_6b_9b_t
fifo_depth, 109	Defs, 30
fifo_mode, 109	FIFO_CONFIG4_FIFO_ES0_9B
FIFO_CONFIG1_0	Defs, 31
inv_imu_regmap_le.h, 287	fifo_config4_t, 112
fifo_config1_0	fifo_comp_en, 112
fifo_configx_t, 114	fifo_comp_nc_flow_cfg, 112
FIFO_CONFIG1_1	fifo_es0_6b_9b, 112
inv_imu_regmap_le.h, 287	fifo_tmst_fsync_en, 113
fifo_config1_1	resv_1, 113
fifo_configx_t, 114	fifo_configx_t, 113
FIFO_CONFIG2	fifo_config0, 114
inv_imu_regmap_le.h, 288	fifo_config1_0, 114
fifo_config2	fifo_config1_1, 114
fifo_configx_t, 114	fifo_config2, 114
FIFO_CONFIG2_FIFO_WR_WM_EQ_OR_GT_TH	fifo_config3, 114
Defs, 30	fifo_config4, 114
FIFO_CONFIG2_FIFO_WR_WM_EQ_TH	FIFO_COUNT_0
Defs, 30	inv_imu_regmap_le.h, 288
fifo_config2_fifo_wr_wm_gt_th_t	FIFO_COUNT_1
Defs, 30	inv_imu_regmap_le.h, 288
fifo_config2_t, 109	FIFO_DATA
fifo_flush, 110	inv_imu_regmap_le.h, 288
fifo_wr_wm_gt_th, 110	fifo_data
resv_1, 110	fifo_data_t, 115
resv_2, 110	fifo_data_t, 115
FIFO_CONFIG3	fifo_data, 115
inv_imu_regmap_le.h, 288	fifo_depth
fifo_config3	fifo_config0_t, 109
fifo_configx_t, 114	inv_imu_fifo_config_t, 201
fifo_config3_t, 110	fifo_es0_6b_9b
fifo_accel_en, 111	fifo_config4_t, 112
fifo_es0_en, 111	FIFO_ES0_6B_DATA_SIZE
fifo_es1_en, 111	Defs, 21
fifo_gyro_en, 111	FIFO_ES0_9B_DATA_SIZE
fifo_hires_en, 111	Defs, 21
fifo if en. 111	fifo es0 en

fifo_config3_t, 111	fifo_tmst_fsync_en
FIFO_ES1_DATA_SIZE	fifo_config4_t, 113
Defs, 21	FIFO_TS_FSYNC_SIZE
fifo_es1_en	Defs, 21
fifo_config3_t, 111	fifo_wm_th
fifo flush	inv_imu_fifo_config_t, 201
fifo_config2_t, 110	fifo_wr_wm_gt_th
fifo_frame_size	fifo_config2_t, 110
inv_imu_device_t, 188	inv imu adv fifo config t, 183
fifo gsleep shared sram	FORMAT_16_BITS_DATA
fifo_sram_sleep_t, 119	Basic Driver, 43
fifo_gyro_en	FS_SEL_AUX1
fifo_config3_t, 111	inv_imu_regmap_le.h, 288
fifo_header2_t, 115	fs_sel_aux1_t, 120
bits, 116	accel_aux1_fs_sel, 120
Byte, 116	gyro_aux1_fs_sel, 120
es0_6b_9b, 116	resv_1, 120
es0_ob_ob, 110 es0_en, 116	FS SEL AUX2
— :	
es0_vld, 116	inv_imu_regmap_le.h, 289
es1_en, 116	fs_sel_aux2_t, 120
es1_vld, 116	accel_aux2_fs_sel, 121
unused1, 116	gyro_aux2_fs_sel, 121
unused2, 117	resv_1, 121
unused3, 117	FS_SEL_AUX_ACCEL_FS_SEL_16_G
FIFO_HEADER_SIZE	Defs, 31
Defs, 21	FS_SEL_AUX_ACCEL_FS_SEL_2_G
fifo_header_t, 117	Defs, 31
accel_bit, 118	FS_SEL_AUX_ACCEL_FS_SEL_4_G
accel_odr_different, 118	Defs, 31
bits, 118	FS_SEL_AUX_ACCEL_FS_SEL_8_G
Byte, 118	Defs, 31
ext_header, 118	fs_sel_aux_accel_fs_sel_t
fsync_bit, 118	Defs, 31
gyro_bit, 118	FS_SEL_AUX_GYRO_FS_SEL_1000_DPS
gyro_odr_different, 118	Defs, 31
timestamp_bit, 119	FS_SEL_AUX_GYRO_FS_SEL_125_DPS
twentybits bit, 119	Defs, 31
fifo_hires_en	FS_SEL_AUX_GYRO_FS_SEL_15_625_DPS
fifo_config3_t, 111	Defs, 31
fifo_if_en	FS_SEL_AUX_GYRO_FS_SEL_2000_DPS
fifo_config3_t, 111	Defs, 31
fifo_is_used	FS_SEL_AUX_GYRO_FS_SEL_250_DPS
inv_imu_adv_var_t, 185	Defs, 31
FIFO_MIRRORING_SIZE	FS_SEL_AUX_GYRO_FS_SEL_31_25_DPS
Driver Advanced, 56	Defs, 31
fifo_mode	FS_SEL_AUX_GYRO_FS_SEL_500_DPS
fifo_config0_t, 109	Defs, 31
inv_imu_adv_var_t, 185	FS_SEL_AUX_GYRO_FS_SEL_62_5_DPS
inv_imu_fifo_config_t, 201	Defs, 31
FIFO_SRAM_SLEEP	fs_sel_aux_gyro_fs_sel_t
inv_imu_regmap_le.h, 288	Defs, 31
fifo_sram_sleep_t, 119	fsync_bit
fifo_gsleep_shared_sram, 119	fifo_header_t, 118
resv_1, 119	FSYNC_CONFIG0
FIFO_TEMP_DATA_SIZE	inv_imu_regmap_le.h, 289
Defs, 21	FSYNC_CONFIGO_AP_FSYNC_ACCEL_X
•	
FIFO_TEMP_HIGH_RES_SIZE	Defs, 32
Defs, 21	FSYNC_CONFIG0_AP_FSYNC_ACCEL_Y

Defs, 32	GYRO_CONFIG0_GYRO_ODR_1600_HZ
FSYNC_CONFIG0_AP_FSYNC_ACCEL_Z	Defs, 32
Defs, 32	GYRO_CONFIG0_GYRO_ODR_1_5625_HZ
FSYNC_CONFIG0_AP_FSYNC_GYRO_X	Defs, 32
Defs, 32	GYRO_CONFIG0_GYRO_ODR_200_HZ
FSYNC_CONFIG0_AP_FSYNC_GYRO_Y	Defs, 32
Defs, 32	GYRO_CONFIG0_GYRO_ODR_25_HZ
FSYNC_CONFIG0_AP_FSYNC_GYRO_Z	Defs, 32
Defs, 32	GYRO_CONFIG0_GYRO_ODR_3200_HZ
FSYNC_CONFIG0_AP_FSYNC_NO	Defs, 32
Defs, 32	GYRO_CONFIG0_GYRO_ODR_3_125_HZ
fsync_config0_ap_fsync_sel_t	Defs, 32
Defs, 31	GYRO_CONFIG0_GYRO_ODR_400_HZ
FSYNC_CONFIGO_AP_FSYNC_TEMP	Defs, 32
Defs, 32	GYRO_CONFIG0_GYRO_ODR_50_HZ
fsync_config0_t, 121	Defs, 32
ap_fsync_flag_clear_sel, 121	GYRO_CONFIG0_GYRO_ODR_6400_HZ
ap_fsync_sel, 121	Defs, 32
resv_1, 122	GYRO_CONFIG0_GYRO_ODR_6_25_HZ
FSYNC_CONFIG1	Defs, 32
inv_imu_regmap_le.h, 289	GYRO_CONFIG0_GYRO_ODR_800_HZ
fsync_config1_t, 122	Defs, 32
aux1_fsync_flag_clear_sel, 122	gyro_config0_gyro_odr_t
aux1_fsync_sel, 122	Defs, 32
resv_1, 122	GYRO_CONFIG0_GYRO_UI_FS_SEL_1000_DPS
	Defs, 33
gx_status	GYRO_CONFIG0_GYRO_UI_FS_SEL_125_DPS
inv_imu_selftest_output_t, 209	Defs, 32
gy_status	GYRO_CONFIG0_GYRO_UI_FS_SEL_15_625_DPS
inv_imu_selftest_output_t, 209	Defs, 32
GYR_STARTUP_TIME_US	GYRO_CONFIG0_GYRO_UI_FS_SEL_2000_DPS
Defs, 21	Defs, 33
gyro	GYRO_CONFIG0_GYRO_UI_FS_SEL_250_DPS
inv_imu_sensor_event_t, 214	Defs, 32
gyro_afsr_mode	GYRO_CONFIG0_GYRO_UI_FS_SEL_31_25_DPS
ipreg_sys1_reg_166_t, 228	
gyro_afsr_shared	Defs, 32
ipreg_sys1_reg_168_t, 229	GYRO_CONFIG0_GYRO_UI_FS_SEL_500_DPS
gyro_aux1_en	Defs, 33
pwr_mgmt_aux1_t, 243	GYRO_CONFIG0_GYRO_UI_FS_SEL_62_5_DPS
•	Defs, 32
gyro_aux1_fs_sel fs_sel_aux1_t, 120	gyro_config0_gyro_ui_fs_sel_t
	Defs, 32
gyro_aux2_en	gyro_config0_t, 123
pwr_mgmt_aux2_t, 244	gyro_odr, 123
gyro_aux2_fs_sel	gyro_ui_fs_sel, 123
fs_sel_aux2_t, 121	gyro_data
gyro_baseline	inv_imu_fifo_data_t, 203
inv_imu_adv_var_t, 185	inv_imu_sensor_data_t, 212
gyro_baseline_found	GYRO_DATA_SIZE
inv_imu_adv_var_t, 186	Defs, 22
gyro_bit	GYRO_DATA_X0_AUX1
fifo_comp_header_t, 108	inv_imu_regmap_le.h, 289
fifo_header_t, 118	GYRO_DATA_X0_AUX2
GYRO_CONFIG0	inv_imu_regmap_le.h, 289
inv_imu_regmap_le.h, 289	GYRO_DATA_X0_UI
GYRO_CONFIG0_GYRO_ODR_100_HZ	inv_imu_regmap_le.h, 289
Defs, 32	GYRO DATA X1 AUX1
GYRO_CONFIG0_GYRO_ODR_12_5_HZ	inv_imu_regmap_le.h, 289
Defs, 32	vap_ic.ii, 200

GYRO_DATA_X1_AUX2	ipreg_sys1_reg_168_t, 229
inv_imu_regmap_le.h, 290	gyro_src_ctrl
GYRO_DATA_X1_UI	ipreg_sys1_reg_166_t, 228
inv_imu_regmap_le.h, 290	gyro_status
GYRO_DATA_Y0_AUX1	inv_imu_selftest_output_t, 209
inv_imu_regmap_le.h, 290	gyro_ui_fs_sel
GYRO_DATA_Y0_AUX2	gyro_config0_t, 123
inv_imu_regmap_le.h, 290	gyro_ui_lpfbw_sel
GYRO_DATA_Y0_UI	ipreg_sys1_reg_172_t, 232
inv_imu_regmap_le.h, 290	gz_status
GYRO_DATA_Y1_AUX1	inv_imu_selftest_output_t, 209
inv_imu_regmap_le.h, 290	
GYRO_DATA_Y1_AUX2	hard_iron_offset
inv_imu_regmap_le.h, 290	inv_imu_edmp_apex_parameters_t, 190
GYRO_DATA_Y1_UI	header
inv_imu_regmap_le.h, 290	inv_imu_fifo_data_t, 203
GYRO DATA ZO AUX1	highg_peak_th
inv_imu_regmap_le.h, 291	inv_imu_edmp_apex_parameters_t, 190
GYRO DATA ZO AUX2	highg_peak_th_hyst
inv_imu_regmap_le.h, 291	inv_imu_edmp_apex_parameters_t, 190
GYRO DATA ZO UI	highg_time_th
inv_imu_regmap_le.h, 291	inv_imu_edmp_apex_parameters_t, 190
GYRO_DATA_Z1_AUX1	hires_en
inv_imu_regmap_le.h, 291	inv_imu_fifo_config_t, 201
GYRO_DATA_Z1_AUX2	
inv_imu_regmap_le.h, 291	i2cm_busy
GYRO DATA Z1 UI	i2cm_status_t, 142
	I2CM_COMMAND_0
inv_imu_regmap_le.h, 291	inv_imu_regmap_le.h, 291
gyro_dec	i2cm_command_0_t, 123
inv_imu_adv_fifo_config_t, 183	burstlen_0, 124
gyro_en	ch_sel_0, 124
inv_imu_fifo_config_t, 201	endflag_0, 124
inv_imu_selftest_parameters_t, 211	r_w_0, 124
gyro_fifo_odr_dec	I2CM_COMMAND_1
odr_decimate_config_t, 242	inv_imu_regmap_le.h, 291
gyro_high_res	i2cm_command_1_t, 124
inv_imu_sensor_event_t, 214	burstlen_1, 124
gyro_limit	ch_sel_1, 125
inv_imu_selftest_parameters_t, 211	endflag_1, 125
gyro_lp_avg_sel	
ipreg_sys1_reg_170_t, 230	r_w_1, 125
gyro_mode	I2CM_COMMAND_2
pwr_mgmt0_t, 243	inv_imu_regmap_le.h, 292
gyro_odr	i2cm_command_2_t, 125
gyro_config0_t, 123	burstlen_2, 125
gyro_odr_different	ch_sel_2, 126
fifo_header_t, 118	endflag_2, 126
gyro_ois_hpf1_byp	r_w_2, 126
ipreg_sys1_reg_172_t, 232	I2CM_COMMAND_3
gyro_ois_hpf2_byp	inv_imu_regmap_le.h, 292
ipreg_sys1_reg_173_t, 232	i2cm_command_3_t, 126
gyro_ois_hpfbw_sel	burstlen_3, 126
ipreg_sys1_reg_170_t, 230	ch_sel_3, 127
gyro_ois_lpf1bw_sel	endflag_3, 127
ipreg_sys1_reg_171_t, 231	r_w_3, 127
gyro_ois_lpf2bw_sel	I2CM_CONTROL
ipreg_sys1_reg_171_t, 231	inv_imu_regmap_le.h, 292
gyro_ois_m6_byp	i2cm_control_t, 127
۵٫۰5.0و	i2cm_go, 127

i2cm_restart_en, 128	i2cm_rd_data12
i2cm_speed, 128	i2cm_rd_data12_t, 133
resv_1, 128	i2cm_rd_data12_t, 133
resv_2, 128	i2cm_rd_data12, 133
resv_3, 128	I2CM_RD_DATA13
I2CM_DEV_PROFILE0	inv_imu_regmap_le.h, 293
inv_imu_regmap_le.h, 292	i2cm rd data13
i2cm dev profile0 t, 128	i2cm_rd_data13_t, 133
rd address 0, 129	i2cm rd data13 t, 133
I2CM DEV PROFILE1	i2cm_rd_data13, 133
inv_imu_regmap_le.h, 292	I2CM RD DATA14
i2cm dev profile1 t, 129	inv imu regmap le.h, 293
dev_id_0, 129	i2cm rd data14
resv 1, 129	i2cm_rd_data14_t, 134
I2CM DEV PROFILE2	i2cm_rd_data14_t, 134
inv_imu_regmap_le.h, 292	i2cm_rd_data14, 134
i2cm_dev_profile2_t, 129	I2CM RD DATA15
<del>_</del> _	
rd_address_1, 130	inv_imu_regmap_le.h, 293
I2CM_DEV_PROFILE3	i2cm_rd_data15
inv_imu_regmap_le.h, 292	i2cm_rd_data15_t, 134
i2cm_dev_profile3_t, 130	i2cm_rd_data15_t, 134
dev_id_1, 130	i2cm_rd_data15, 134
resv_1, 130	I2CM_RD_DATA16
i2cm_done	inv_imu_regmap_le.h, 294
i2cm_status_t, 142	i2cm_rd_data16
I2CM_EXT_DEV_STATUS	i2cm_rd_data16_t, 135
inv_imu_regmap_le.h, 292	i2cm_rd_data16_t, 135
i2cm_ext_dev_status	i2cm_rd_data16, 135
i2cm_ext_dev_status_t, 131	I2CM_RD_DATA17
i2cm_ext_dev_status_t, 131	inv_imu_regmap_le.h, 294
i2cm_ext_dev_status, 131	i2cm_rd_data17
resv_1, 131	i2cm_rd_data17_t, 135
i2cm_go	i2cm_rd_data17_t, 135
i2cm_control_t, 127	i2cm_rd_data17, 135
I2CM RD DATA0	I2CM RD DATA18
inv_imu_regmap_le.h, 293	inv imu regmap le.h, 294
i2cm rd data0	i2cm_rd_data18
i2cm_rd_data0_t, 131	i2cm_rd_data18_t, 136
i2cm_rd_data0_t, 131	i2cm_rd_data18_t, 136
i2cm_rd_data0, 131	i2cm rd data18, 136
I2CM_RD_DATA1	I2CM_RD_DATA19
	inv_imu_regmap_le.h, 294
inv_imu_regmap_le.h, 293 i2cm_rd_data1	
	i2cm_rd_data19
i2cm_rd_data1_t, 137	i2cm_rd_data19 i2cm_rd_data19_t, 136
i2cm_rd_data1_t, 137 I2CM_RD_DATA10	i2cm_rd_data19 i2cm_rd_data19_t, 136 i2cm_rd_data19_t, 136
i2cm_rd_data1_t, 137 I2CM_RD_DATA10 inv_imu_regmap_le.h, 293	i2cm_rd_data19 i2cm_rd_data19_t, 136 i2cm_rd_data19_t, 136 i2cm_rd_data19, 136
i2cm_rd_data1_t, 137 I2CM_RD_DATA10 inv_imu_regmap_le.h, 293 i2cm_rd_data10	i2cm_rd_data19 i2cm_rd_data19_t, 136 i2cm_rd_data19_t, 136 i2cm_rd_data19, 136 i2cm_rd_data1_t, 137
i2cm_rd_data1_t, 137 I2CM_RD_DATA10 inv_imu_regmap_le.h, 293 i2cm_rd_data10 i2cm_rd_data10_t, 132	i2cm_rd_data19 i2cm_rd_data19_t, 136 i2cm_rd_data19_t, 136 i2cm_rd_data19, 136 i2cm_rd_data1_t, 137 i2cm_rd_data1, 137
i2cm_rd_data1_t, 137 I2CM_RD_DATA10     inv_imu_regmap_le.h, 293 i2cm_rd_data10     i2cm_rd_data10_t, 132 i2cm_rd_data10_t, 132	i2cm_rd_data19 i2cm_rd_data19_t, 136 i2cm_rd_data19_t, 136 i2cm_rd_data19, 136 i2cm_rd_data1_t, 137 i2cm_rd_data1, 137 I2CM_RD_DATA2
i2cm_rd_data1_t, 137 I2CM_RD_DATA10     inv_imu_regmap_le.h, 293 i2cm_rd_data10     i2cm_rd_data10_t, 132 i2cm_rd_data10_t, 132     i2cm_rd_data10, 132	i2cm_rd_data19 i2cm_rd_data19_t, 136 i2cm_rd_data19_t, 136 i2cm_rd_data19, 136 i2cm_rd_data1_t, 137 i2cm_rd_data1, 137 I2CM_RD_DATA2 inv_imu_regmap_le.h, 294
i2cm_rd_data1_t, 137 I2CM_RD_DATA10     inv_imu_regmap_le.h, 293 i2cm_rd_data10     i2cm_rd_data10_t, 132 i2cm_rd_data10_t, 132     i2cm_rd_data10, 132 I2CM_RD_DATA11	i2cm_rd_data19 i2cm_rd_data19_t, 136 i2cm_rd_data19_t, 136 i2cm_rd_data19, 136 i2cm_rd_data1_t, 137 i2cm_rd_data1, 137 I2CM_RD_DATA2 inv_imu_regmap_le.h, 294 i2cm_rd_data2
i2cm_rd_data1_t, 137 I2CM_RD_DATA10     inv_imu_regmap_le.h, 293 i2cm_rd_data10     i2cm_rd_data10_t, 132 i2cm_rd_data10_t, 132     i2cm_rd_data10, 132	i2cm_rd_data19 i2cm_rd_data19_t, 136 i2cm_rd_data19_t, 136 i2cm_rd_data19, 136 i2cm_rd_data1_t, 137 i2cm_rd_data1, 137 I2CM_RD_DATA2 inv_imu_regmap_le.h, 294
i2cm_rd_data1_t, 137 I2CM_RD_DATA10     inv_imu_regmap_le.h, 293 i2cm_rd_data10     i2cm_rd_data10_t, 132 i2cm_rd_data10_t, 132     i2cm_rd_data10, 132 I2CM_RD_DATA11	i2cm_rd_data19 i2cm_rd_data19_t, 136 i2cm_rd_data19_t, 136 i2cm_rd_data19, 136 i2cm_rd_data1_t, 137 i2cm_rd_data1, 137 I2CM_RD_DATA2 inv_imu_regmap_le.h, 294 i2cm_rd_data2
i2cm_rd_data1_t, 137 I2CM_RD_DATA10     inv_imu_regmap_le.h, 293 i2cm_rd_data10     i2cm_rd_data10_t, 132 i2cm_rd_data10_t, 132 i2cm_rd_data10, 132 I2CM_RD_DATA11     inv_imu_regmap_le.h, 293	i2cm_rd_data19 i2cm_rd_data19_t, 136 i2cm_rd_data19_t, 136 i2cm_rd_data19, 136 i2cm_rd_data1, 137 i2cm_rd_data1, 137 I2CM_RD_DATA2 inv_imu_regmap_le.h, 294 i2cm_rd_data2 i2cm_rd_data2, 138
i2cm_rd_data1_t, 137 I2CM_RD_DATA10     inv_imu_regmap_le.h, 293 i2cm_rd_data10     i2cm_rd_data10_t, 132 i2cm_rd_data10_t, 132     i2cm_rd_data10_t, 132 I2CM_RD_DATA11     inv_imu_regmap_le.h, 293 i2cm_rd_data11	i2cm_rd_data19 i2cm_rd_data19_t, 136 i2cm_rd_data19_t, 136 i2cm_rd_data19_t, 136 i2cm_rd_data19, 136 i2cm_rd_data1_t, 137 i2cm_rd_data1, 137 I2CM_RD_DATA2 inv_imu_regmap_le.h, 294 i2cm_rd_data2 i2cm_rd_data2_t, 138 I2CM_RD_DATA20
i2cm_rd_data1_t, 137 I2CM_RD_DATA10     inv_imu_regmap_le.h, 293 i2cm_rd_data10     i2cm_rd_data10_t, 132 i2cm_rd_data10_t, 132 i2cm_rd_data10, 132 I2CM_RD_DATA11     inv_imu_regmap_le.h, 293 i2cm_rd_data11     i2cm_rd_data11_t, 132	i2cm_rd_data19 i2cm_rd_data19_t, 136 i2cm_rd_data19_t, 136 i2cm_rd_data19_t, 136 i2cm_rd_data19, 136 i2cm_rd_data1, 137 i2cm_rd_data1, 137 I2CM_RD_DATA2 inv_imu_regmap_le.h, 294 i2cm_rd_data2 i2cm_rd_data2_t, 138 I2CM_RD_DATA20 inv_imu_regmap_le.h, 294
i2cm_rd_data1_t, 137  I2CM_RD_DATA10	i2cm_rd_data19 i2cm_rd_data19_t, 136 i2cm_rd_data19_t, 136 i2cm_rd_data19_t, 136 i2cm_rd_data19, 136 i2cm_rd_data1_t, 137 i2cm_rd_data1, 137 I2CM_RD_DATA2 inv_imu_regmap_le.h, 294 i2cm_rd_data2 i2cm_rd_data2_t, 138 I2CM_RD_DATA20 inv_imu_regmap_le.h, 294 i2cm_rd_data20 i2cm_rd_data20 i2cm_rd_data20 i2cm_rd_data20_t, 137
i2cm_rd_data1_t, 137  I2CM_RD_DATA10     inv_imu_regmap_le.h, 293  i2cm_rd_data10     i2cm_rd_data10_t, 132  i2cm_rd_data10_t, 132     i2cm_rd_data10, 132  I2CM_RD_DATA11     inv_imu_regmap_le.h, 293  i2cm_rd_data11     i2cm_rd_data11_t, 132  i2cm_rd_data11_t, 132	i2cm_rd_data19 i2cm_rd_data19_t, 136 i2cm_rd_data19_t, 136 i2cm_rd_data19_t, 136 i2cm_rd_data19, 136 i2cm_rd_data1, 137 i2cm_rd_data1, 137 I2CM_RD_DATA2 inv_imu_regmap_le.h, 294 i2cm_rd_data2 i2cm_rd_data2_t, 138 I2CM_RD_DATA20 inv_imu_regmap_le.h, 294 i2cm_rd_data20

i2cm_rd_data2_t, 138	i2cm_done, 142
i2cm_rd_data2, 138	i2cm_scl_err, 142
I2CM_RD_DATA3	i2cm_sda_err, 142
inv_imu_regmap_le.h, 294	i2cm_srst_err, 143
i2cm_rd_data3	i2cm_timeout_err, 143
i2cm_rd_data3_t, 138	resv_1, 143
i2cm_rd_data3_t, 138	i2cm_timeout_err
i2cm_rd_data3, 138	i2cm_status_t, 143
I2CM_RD_DATA4	I2CM_WR_DATA0
inv_imu_regmap_le.h, 294	inv_imu_regmap_le.h, 295
i2cm rd data4	i2cm_wr_data0
i2cm_rd_data4_t, 139	i2cm_wr_data0_t, 143
i2cm_rd_data4_t, 139	i2cm_wr_data0_t, 143
i2cm_rd_data4, 139	i2cm_wr_data0, 143
I2CM_RD_DATA5	I2CM_WR_DATA1
inv_imu_regmap_le.h, 295	inv_imu_regmap_le.h, 295
i2cm_rd_data5	i2cm wr data1
i2cm_rd_data5_t, 139	i2cm_wr_data1_t, 144
i2cm_rd_data5_t, 139	i2cm_wr_data1_t, 144
i2cm_rd_data5, 139	i2cm_wr_data1, 144
I2CM_RD_DATA6	I2CM_WR_DATA2
inv_imu_regmap_le.h, 295	inv_imu_regmap_le.h, 296
i2cm_rd_data6	i2cm_wr_data2
i2cm_rd_data6_t, 140	i2cm_wr_data2_t, 144
i2cm_rd_data6_t, 140	i2cm_wr_data2_t, 144
i2cm_rd_data6, 140	i2cm_wr_data2, 144
I2CM_RD_DATA7	I2CM_WR_DATA3
inv_imu_regmap_le.h, 295	inv_imu_regmap_le.h, 296
i2cm_rd_data7	i2cm_wr_data3
i2cm_rd_data7_t, 140	i2cm_wr_data3_t, 145
i2cm_rd_data7_t, 140	i2cm_wr_data3_t, 145
i2cm_rd_data7, 140	i2cm_wr_data3, 145
I2CM_RD_DATA8	I2CM_WR_DATA4
inv_imu_regmap_le.h, 295	inv_imu_regmap_le.h, 296
i2cm_rd_data8	i2cm_wr_data4
i2cm_rd_data8_t, 141	i2cm_wr_data4_t, 145
i2cm_rd_data8_t, 141	i2cm_wr_data4_t, 145
i2cm_rd_data8, 141	i2cm_wr_data4, 145
I2CM RD DATA9	I2CM WR DATA5
inv_imu_regmap_le.h, 295	inv imu regmap le.h, 296
i2cm rd data9	i2cm_wr_data5
i2cm_rd_data9_t, 141	 i2cm_wr_data5_t, 146
i2cm_rd_data9_t, 141	i2cm_wr_data5_t, 146
i2cm_rd_data9, 141	i2cm_wr_data5, 146
i2cm_restart_en	i3c_stc_mode
i2cm_control_t, 128	sifs_i3c_stc_cfg_t, 250
i2cm scl err	init_en
i2cm_status_t, 142	edmp_apex_en1_t, 104
i2cm sda err	int0_tdeassert_disable
i2cm_status_t, 142	int_pulse_min_off_intf0_t, 171
	into_tpulse_duration
i2cm_speed	_ · _
i2cm_control_t, 128	int_pulse_min_on_intf0_t, 173
i2cm_srst_err	INT1_CONFIG0
i2cm_status_t, 143	inv_imu_regmap_le.h, 296
I2CM_STATUS	int1_config0
inv_imu_regmap_le.h, 295	intx_configx_t, 179
i2cm_status_t, 142	int1_config0_t, 146
i2cm_busy, 142	int1_status_en_ap_agc_rdy, 146

int1_status_en_ap_fsync, 146	resv_1, 153
int1_status_en_aux1_agc_rdy, 147	int1_status_ap_agc_rdy
int1_status_en_aux1_drdy, 147	int1_status0_t, 150
int1_status_en_drdy, 147	int1_status_ap_fsync
int1_status_en_fifo_full, 147	int1_status0_t, 151
int1_status_en_fifo_ths, 147	int1_status_apex_event
int1_status_en_reset_done, 147	int1_status1_t, 152
INT1_CONFIG1	int1_status_aux1_agc_rdy
inv_imu_regmap_le.h, 296	int1_status0_t, 151
int1_config1	int1_status_aux1_drdy
intx_configx_t, 180 int1_config1_t, 148	int1_status0_t, 151
	int1_status_drdy int1_status0_t, 151
int1_status_en_apex_event, 148 int1_status_en_i2cm_done, 148	int1_status_en_ap_agc_rdy
int1_status_en_i3c_protocol_err, 148	int1_status_en_ap_agc_rdy int1_config0_t, 146
int1_status_en_pll_rdy, 148	int1_status_en_ap_fsync
int1 status en wom x, 148	int1_config0_t, 146
int1_status_en_wom_y, 149	int1 status en apex event
int1_status_en_wom_z, 149	int1 config1 t, 148
resv 1, 149	int1_status en aux1 agc rdy
INT1 CONFIG2	int1_config0_t, 147
inv imu regmap le.h, 296	int1_status_en_aux1_drdy
int1_config2_t, 149	int1 config0 t, 147
int1_drive, 149	int1_status_en_drdy
int1 mode, 150	int1_config0_t, 147
int1_polarity, 150	int1_status_en_fifo_full
resv_1, 150	int1_config0_t, 147
int1 drive	int1_status_en_fifo_ths
int1_config2_t, 149	 int1_config0_t, 147
int1 mode	int1_status_en_i2cm_done
	1111_014140_011_12011_40110
int1_config2_t, 150	int1_config1_t, 148
int1_config2_t, 150 int1_polarity	
	int1_config1_t, 148
int1_polarity	int1_config1_t, 148 int1_status_en_i3c_protocol_err
int1_polarity int1_config2_t, 150	int1_config1_t, 148 int1_status_en_i3c_protocol_err int1_config1_t, 148
int1_polarity int1_config2_t, 150 INT1_STATUS0	int1_config1_t, 148 int1_status_en_i3c_protocol_err int1_config1_t, 148 int1_status_en_pll_rdy
int1_polarity int1_config2_t, 150 INT1_STATUS0 inv_imu_regmap_le.h, 296 int1_status0 intx_statusx_t, 181	int1_config1_t, 148 int1_status_en_i3c_protocol_err int1_config1_t, 148 int1_status_en_pll_rdy int1_config1_t, 148
int1_polarity int1_config2_t, 150 INT1_STATUS0 inv_imu_regmap_le.h, 296 int1_status0	int1_config1_t, 148 int1_status_en_i3c_protocol_err     int1_config1_t, 148 int1_status_en_pll_rdy     int1_config1_t, 148 int1_status_en_reset_done     int1_config0_t, 147 int1_status_en_wom_x
int1_polarity int1_config2_t, 150 INT1_STATUS0 inv_imu_regmap_le.h, 296 int1_status0 intx_statusx_t, 181 int1_status0_t, 150 int1_status_ap_agc_rdy, 150	int1_config1_t, 148 int1_status_en_i3c_protocol_err     int1_config1_t, 148 int1_status_en_pll_rdy     int1_config1_t, 148 int1_status_en_reset_done     int1_config0_t, 147 int1_status_en_wom_x     int1_config1_t, 148
int1_polarity int1_config2_t, 150 INT1_STATUS0 inv_imu_regmap_le.h, 296 int1_status0 intx_statusx_t, 181 int1_status0_t, 150 int1_status_ap_agc_rdy, 150 int1_status_ap_fsync, 151	int1_config1_t, 148 int1_status_en_i3c_protocol_err     int1_config1_t, 148 int1_status_en_pll_rdy     int1_config1_t, 148 int1_status_en_reset_done     int1_config0_t, 147 int1_status_en_wom_x     int1_config1_t, 148 int1_status_en_wom_y
int1_polarity int1_config2_t, 150 INT1_STATUS0 inv_imu_regmap_le.h, 296 int1_status0 intx_statusx_t, 181 int1_status0_t, 150 int1_status_ap_agc_rdy, 150 int1_status_ap_fsync, 151 int1_status_aux1_agc_rdy, 151	int1_config1_t, 148 int1_status_en_i3c_protocol_err     int1_config1_t, 148 int1_status_en_pll_rdy     int1_config1_t, 148 int1_status_en_reset_done     int1_config0_t, 147 int1_status_en_wom_x     int1_config1_t, 148 int1_status_en_wom_y     int1_config1_t, 149
int1_polarity int1_config2_t, 150 INT1_STATUS0 inv_imu_regmap_le.h, 296 int1_status0 intx_statusx_t, 181 int1_status0_t, 150 int1_status_ap_agc_rdy, 150 int1_status_ap_fsync, 151 int1_status_aux1_agc_rdy, 151 int1_status_aux1_drdy, 151	int1_config1_t, 148 int1_status_en_i3c_protocol_err     int1_config1_t, 148 int1_status_en_pll_rdy     int1_config1_t, 148 int1_status_en_reset_done     int1_config0_t, 147 int1_status_en_wom_x     int1_config1_t, 148 int1_status_en_wom_y     int1_status_en_wom_y     int1_status_en_wom_z
int1_polarity     int1_config2_t, 150 INT1_STATUS0     inv_imu_regmap_le.h, 296 int1_status0     intx_statusx_t, 181 int1_status0_t, 150     int1_status_ap_agc_rdy, 150     int1_status_ap_fsync, 151     int1_status_aux1_agc_rdy, 151     int1_status_aux1_drdy, 151     int1_status_drdy, 151	int1_config1_t, 148 int1_status_en_i3c_protocol_err     int1_config1_t, 148 int1_status_en_pll_rdy     int1_config1_t, 148 int1_status_en_reset_done     int1_config0_t, 147 int1_status_en_wom_x     int1_config1_t, 148 int1_status_en_wom_y     int1_config1_t, 149 int1_status_en_wom_z     int1_config1_t, 149
int1_polarity int1_config2_t, 150  INT1_STATUS0 inv_imu_regmap_le.h, 296  int1_status0 intx_statusx_t, 181  int1_status0_t, 150 int1_status_ap_agc_rdy, 150 int1_status_ap_fsync, 151 int1_status_aux1_agc_rdy, 151 int1_status_aux1_drdy, 151 int1_status_drdy, 151 int1_status_drdy, 151 int1_status_fifo_full, 151	int1_config1_t, 148 int1_status_en_i3c_protocol_err     int1_config1_t, 148 int1_status_en_pll_rdy     int1_config1_t, 148 int1_status_en_reset_done     int1_config0_t, 147 int1_status_en_wom_x     int1_config1_t, 148 int1_status_en_wom_y     int1_config1_t, 149 int1_status_en_wom_z     int1_status_en_wom_z     int1_status_en_t149 int1_status_en_t149 int1_status_fifo_full
int1_polarity int1_config2_t, 150 INT1_STATUS0 inv_imu_regmap_le.h, 296 int1_status0 intx_statusx_t, 181 int1_status0_t, 150 int1_status_ap_agc_rdy, 150 int1_status_ap_fsync, 151 int1_status_aux1_agc_rdy, 151 int1_status_aux1_drdy, 151 int1_status_drdy, 151 int1_status_fifo_full, 151 int1_status_fifo_ths, 151	int1_config1_t, 148 int1_status_en_i3c_protocol_err     int1_config1_t, 148 int1_status_en_pll_rdy     int1_config1_t, 148 int1_status_en_reset_done     int1_config0_t, 147 int1_status_en_wom_x     int1_config1_t, 148 int1_status_en_wom_y     int1_config1_t, 149 int1_status_en_wom_z     int1_config1_t, 149 int1_status_en_full     int1_status_fifo_full     int1_status_fifo_tull
int1_polarity int1_config2_t, 150 INT1_STATUS0 inv_imu_regmap_le.h, 296 int1_status0 intx_statusx_t, 181 int1_status0_t, 150 int1_status_ap_agc_rdy, 150 int1_status_ap_fsync, 151 int1_status_aux1_agc_rdy, 151 int1_status_aux1_drdy, 151 int1_status_drdy, 151 int1_status_fifo_full, 151 int1_status_fifo_ths, 151 int1_status_reset_done, 151	int1_config1_t, 148 int1_status_en_i3c_protocol_err     int1_config1_t, 148 int1_status_en_pll_rdy     int1_config1_t, 148 int1_status_en_reset_done     int1_config0_t, 147 int1_status_en_wom_x     int1_config1_t, 148 int1_status_en_wom_y     int1_config1_t, 149 int1_status_en_wom_z     int1_config1_t, 149 int1_status_en_full     int1_status_fifo_full     int1_status_fifo_ths
int1_polarity     int1_config2_t, 150  INT1_STATUS0     inv_imu_regmap_le.h, 296  int1_status0     intx_statusx_t, 181  int1_status0_t, 150     int1_status_ap_agc_rdy, 150     int1_status_ap_fsync, 151     int1_status_aux1_agc_rdy, 151     int1_status_aux1_drdy, 151     int1_status_drdy, 151     int1_status_fifo_full, 151     int1_status_fifo_ths, 151     int1_status_reset_done, 151  INT1_STATUS1	int1_config1_t, 148 int1_status_en_i3c_protocol_err     int1_config1_t, 148 int1_status_en_pll_rdy     int1_config1_t, 148 int1_status_en_reset_done     int1_config0_t, 147 int1_status_en_wom_x     int1_config1_t, 148 int1_status_en_wom_y     int1_config1_t, 149 int1_status_en_wom_z     int1_config1_t, 149 int1_status_en_wom_z     int1_status_fifo_full     int1_status_fifo_ths     int1_status_fifo_ths     int1_status_0_t, 151
int1_polarity     int1_config2_t, 150  INT1_STATUS0     inv_imu_regmap_le.h, 296  int1_status0     intx_statusx_t, 181  int1_status0_t, 150     int1_status_ap_agc_rdy, 150     int1_status_ap_fsync, 151     int1_status_aux1_agc_rdy, 151     int1_status_aux1_drdy, 151     int1_status_drdy, 151     int1_status_fifo_full, 151     int1_status_fifo_ths, 151     int1_status_reset_done, 151  INT1_STATUS1     inv_imu_regmap_le.h, 297	int1_config1_t, 148 int1_status_en_i3c_protocol_err     int1_config1_t, 148 int1_status_en_pll_rdy     int1_config1_t, 148 int1_status_en_reset_done     int1_config0_t, 147 int1_status_en_wom_x     int1_config1_t, 148 int1_status_en_wom_y     int1_config1_t, 149 int1_status_en_wom_z     int1_config1_t, 149 int1_status_en_wom_z     int1_status_en_t, 149 int1_status_fifo_full     int1_status_fifo_ths     int1_status_0_t, 151 int1_status_i2cm_done
int1_polarity     int1_config2_t, 150  INT1_STATUS0     inv_imu_regmap_le.h, 296  int1_status0     intx_statusx_t, 181  int1_status0_t, 150     int1_status_ap_agc_rdy, 150     int1_status_ap_fsync, 151     int1_status_aux1_agc_rdy, 151     int1_status_aux1_drdy, 151     int1_status_drdy, 151     int1_status_fifo_full, 151     int1_status_fifo_ths, 151     int1_status_reset_done, 151  INT1_STATUS1     inv_imu_regmap_le.h, 297  int1_status1	int1_config1_t, 148 int1_status_en_i3c_protocol_err     int1_config1_t, 148 int1_status_en_pll_rdy     int1_config1_t, 148 int1_status_en_reset_done     int1_config0_t, 147 int1_status_en_wom_x     int1_config1_t, 148 int1_status_en_wom_y     int1_config1_t, 149 int1_status_en_wom_z     int1_config1_t, 149 int1_status_en_wom_z     int1_status_fifo_full     int1_status_fifo_ths     int1_status_fifo_ths     int1_status_i2cm_done     int1_status1_t, 152
int1_polarity     int1_config2_t, 150  INT1_STATUS0     inv_imu_regmap_le.h, 296  int1_status0     intx_statusx_t, 181  int1_status0_t, 150     int1_status_ap_agc_rdy, 150     int1_status_ap_fsync, 151     int1_status_aux1_agc_rdy, 151     int1_status_aux1_drdy, 151     int1_status_drdy, 151     int1_status_fifo_full, 151     int1_status_fifo_ths, 151     int1_status_reset_done, 151  INT1_STATUS1     inv_imu_regmap_le.h, 297  int1_status1     intx_statusx_t, 181	int1_config1_t, 148 int1_status_en_i3c_protocol_err     int1_config1_t, 148 int1_status_en_pll_rdy     int1_config1_t, 148 int1_status_en_reset_done     int1_config0_t, 147 int1_status_en_wom_x     int1_config1_t, 148 int1_status_en_wom_y     int1_config1_t, 149 int1_status_en_wom_z     int1_config1_t, 149 int1_status_fifo_full     int1_status_fifo_ths     int1_status_fifo_ths     int1_status_i2cm_done     int1_status_i3c_protocol_err
int1_polarity int1_config2_t, 150 INT1_STATUS0 inv_imu_regmap_le.h, 296 int1_status0 intx_statusx_t, 181 int1_status0_t, 150 int1_status_ap_agc_rdy, 150 int1_status_ap_fsync, 151 int1_status_aux1_agc_rdy, 151 int1_status_aux1_drdy, 151 int1_status_drdy, 151 int1_status_fifo_full, 151 int1_status_fifo_ths, 151 int1_status_reset_done, 151 INT1_STATUS1 inv_imu_regmap_le.h, 297 int1_status1_t, 152	int1_config1_t, 148 int1_status_en_i3c_protocol_err     int1_config1_t, 148 int1_status_en_pll_rdy     int1_config1_t, 148 int1_status_en_reset_done     int1_config0_t, 147 int1_status_en_wom_x     int1_config1_t, 148 int1_status_en_wom_y     int1_config1_t, 149 int1_status_en_wom_z     int1_config1_t, 149 int1_status_fifo_full     int1_status_fifo_ths     int1_status_fifo_ths     int1_status_i2cm_done     int1_status_i3c_protocol_err     int1_status_1_t, 152
int1_polarity     int1_config2_t, 150  INT1_STATUS0     inv_imu_regmap_le.h, 296  int1_status0     intx_statusx_t, 181  int1_status0_t, 150     int1_status_ap_agc_rdy, 150     int1_status_ap_fsync, 151     int1_status_aux1_agc_rdy, 151     int1_status_aux1_drdy, 151     int1_status_drdy, 151     int1_status_fifo_full, 151     int1_status_fifo_ths, 151     int1_status_reset_done, 151  INT1_STATUS1     inv_imu_regmap_le.h, 297  int1_status1     intx_statusx_t, 181  int1_status1_t, 152     int1_status_apex_event, 152	int1_config1_t, 148 int1_status_en_i3c_protocol_err     int1_config1_t, 148 int1_status_en_pll_rdy     int1_config1_t, 148 int1_status_en_reset_done     int1_config0_t, 147 int1_status_en_wom_x     int1_config1_t, 148 int1_status_en_wom_y     int1_config1_t, 149 int1_status_en_wom_z     int1_config1_t, 149 int1_status_fifo_full     int1_status_fifo_ths     int1_status_fifo_ths     int1_status_i2cm_done     int1_status_i2cm_done     int1_status_i3c_protocol_err     int1_status_pll_rdy
int1_polarity     int1_config2_t, 150  INT1_STATUS0     inv_imu_regmap_le.h, 296  int1_status0     intx_statusx_t, 181  int1_status0_t, 150     int1_status_ap_agc_rdy, 150     int1_status_ap_fsync, 151     int1_status_aux1_agc_rdy, 151     int1_status_aux1_drdy, 151     int1_status_drdy, 151     int1_status_fifo_full, 151     int1_status_fifo_ths, 151     int1_status_reset_done, 151  INT1_STATUS1     inv_imu_regmap_le.h, 297  int1_status1     intx_statusx_t, 181  int1_status1_t, 152     int1_status_apex_event, 152     int1_status_i2cm_done, 152	int1_config1_t, 148 int1_status_en_i3c_protocol_err     int1_config1_t, 148 int1_status_en_pll_rdy     int1_config1_t, 148 int1_status_en_reset_done     int1_config0_t, 147 int1_status_en_wom_x     int1_config1_t, 148 int1_status_en_wom_y     int1_config1_t, 149 int1_status_en_wom_z     int1_config1_t, 149 int1_status_fifo_full     int1_status_fifo_ths     int1_status_fifo_ths     int1_status_i2cm_done     int1_status_i2cm_done     int1_status_i3c_protocol_err     int1_status_pll_rdy     int1_status_pll_rdy     int1_status_1_t, 152
int1_polarity     int1_config2_t, 150  INT1_STATUS0     inv_imu_regmap_le.h, 296  int1_status0     intx_statusx_t, 181  int1_status_0_t, 150     int1_status_ap_agc_rdy, 150     int1_status_ap_fsync, 151     int1_status_aux1_agc_rdy, 151     int1_status_aux1_drdy, 151     int1_status_drdy, 151     int1_status_fifo_full, 151     int1_status_fifo_ths, 151     int1_status_reset_done, 151  INT1_STATUS1     inv_imu_regmap_le.h, 297  int1_status1     intx_statusx_t, 181  int1_status_1_t, 152     int1_status_i2cm_done, 152     int1_status_i3c_protocol_err, 152	int1_config1_t, 148 int1_status_en_i3c_protocol_err     int1_config1_t, 148 int1_status_en_pll_rdy     int1_config1_t, 148 int1_status_en_reset_done     int1_config0_t, 147 int1_status_en_wom_x     int1_config1_t, 148 int1_status_en_wom_y     int1_config1_t, 149 int1_status_en_wom_z     int1_config1_t, 149 int1_status_fifo_full     int1_status_fifo_ths     int1_status_fifo_ths     int1_status_i2cm_done     int1_status_i3c_protocol_err     int1_status_pll_rdy     int1_status_1_t, 152 int1_status_pll_rdy     int1_status_reset_done
int1_polarity     int1_config2_t, 150  INT1_STATUS0     inv_imu_regmap_le.h, 296  int1_status0     intx_statusx_t, 181  int1_status0_t, 150     int1_status_ap_agc_rdy, 150     int1_status_ap_fsync, 151     int1_status_aux1_agc_rdy, 151     int1_status_aux1_drdy, 151     int1_status_drdy, 151     int1_status_fifo_full, 151     int1_status_fifo_ths, 151     int1_status_reset_done, 151  INT1_STATUS1     inv_imu_regmap_le.h, 297  int1_status1     intx_statusx_t, 181  int1_status1_t, 152     int1_status_i2cm_done, 152     int1_status_i3c_protocol_err, 152     int1_status_pll_rdy, 152	int1_config1_t, 148  int1_status_en_i3c_protocol_err     int1_config1_t, 148  int1_status_en_pll_rdy     int1_config1_t, 148  int1_status_en_reset_done     int1_config0_t, 147  int1_status_en_wom_x     int1_config1_t, 148  int1_status_en_wom_y     int1_config1_t, 149  int1_status_en_wom_z     int1_config1_t, 149  int1_status_fifo_full     int1_status_fifo_ths     int1_status_fifo_ths     int1_status_i2cm_done     int1_status_i2cm_done     int1_status_i3c_protocol_err     int1_status_j1t, 152  int1_status_pll_rdy     int1_status_lt, 152  int1_status_reset_done     int1_status_reset_done     int1_status_o_t, 151
int1_polarity     int1_config2_t, 150  INT1_STATUS0     inv_imu_regmap_le.h, 296  int1_status0     intx_statusx_t, 181  int1_status0_t, 150     int1_status_ap_agc_rdy, 150     int1_status_ap_fsync, 151     int1_status_aux1_agc_rdy, 151     int1_status_aux1_drdy, 151     int1_status_drdy, 151     int1_status_fifo_full, 151     int1_status_fifo_ths, 151     int1_status_reset_done, 151  INT1_STATUS1     inv_imu_regmap_le.h, 297  int1_status1     intx_statusx_t, 181  int1_status1_t, 152     int1_status_i2cm_done, 152     int1_status_i3c_protocol_err, 152     int1_status_pll_rdy, 152     int1_status_wom_x, 153	int1_config1_t, 148  int1_status_en_i3c_protocol_err     int1_config1_t, 148  int1_status_en_pll_rdy     int1_config1_t, 148  int1_status_en_reset_done     int1_config0_t, 147  int1_status_en_wom_x     int1_config1_t, 148  int1_status_en_wom_y     int1_config1_t, 149  int1_status_en_wom_z     int1_config1_t, 149  int1_status_en_wom_z     int1_config1_t, 149  int1_status_fifo_full     int1_status_fifo_ths     int1_status_fifo_ths     int1_status0_t, 151  int1_status_i2cm_done     int1_status_i3c_protocol_err     int1_status_i1_t, 152  int1_status_pll_rdy     int1_status_t, 152  int1_status_reset_done     int1_status_vom_x
int1_polarity     int1_config2_t, 150  INT1_STATUS0     inv_imu_regmap_le.h, 296  int1_status0     intx_statusx_t, 181  int1_status0_t, 150     int1_status_ap_agc_rdy, 150     int1_status_ap_fsync, 151     int1_status_aux1_agc_rdy, 151     int1_status_aux1_drdy, 151     int1_status_drdy, 151     int1_status_fifo_full, 151     int1_status_fifo_ths, 151     int1_status_reset_done, 151  INT1_STATUS1     inv_imu_regmap_le.h, 297  int1_status1     intx_statusx_t, 181  int1_status1_t, 152     int1_status_i2cm_done, 152     int1_status_i3c_protocol_err, 152     int1_status_pll_rdy, 152	int1_config1_t, 148  int1_status_en_i3c_protocol_err     int1_config1_t, 148  int1_status_en_pll_rdy     int1_config1_t, 148  int1_status_en_reset_done     int1_config0_t, 147  int1_status_en_wom_x     int1_config1_t, 148  int1_status_en_wom_y     int1_config1_t, 149  int1_status_en_wom_z     int1_config1_t, 149  int1_status_fifo_full     int1_status_fifo_ths     int1_status_fifo_ths     int1_status_i2cm_done     int1_status_i2cm_done     int1_status_i3c_protocol_err     int1_status_j1t, 152  int1_status_pll_rdy     int1_status_lt, 152  int1_status_reset_done     int1_status_reset_done     int1_status_o_t, 151

int1_status1_t, 153	int2_status_i3c_protocol_err, 159
int1_status_wom_z	int2_status_pll_rdy, 159
int1_status1_t, 153	int2 status wom x, 160
int1_tdeassert_disable	int2_status_wom_y, 160
int_pulse_min_off_intf1_t, 172	int2_status_wom_z, 160
int1_tpulse_duration	resv_1, 160
int_pulse_min_on_intf1_t, 173	int2_status_ap_agc_rdy
INT2 CONFIG0	int2_status0_t, 158
inv_imu_regmap_le.h, 297	int2_status_ap_fsync
int2_config0_t, 153	int2_status0_t, 158
int2_status_en_ap_agc_rdy, 154	int2_status_apex_event
int2_status_en_ap_fsync, 154	int2_status1_t, 159
int2_status_en_aux1_agc_rdy, 154	int2_status_aux1_agc_rdy
int2_status_en_aux1_drdy, 154	int2_status0_t, 158
int2_status_en_drdy, 154	int2_status_aux1_drdy
int2_status_en_fifo_full, 154	int2_status0_t, 158
int2_status_en_fifo_ths, 154	int2_status_drdy
int2_status_en_reset_done, 154	int2_status0_t, 158
INT2 CONFIG1	int2_status_en_ap_agc_rdy
inv_imu_regmap_le.h, 297	int2 config0 t, 154
int2_config1_t, 155	int2_status_en_ap_fsync
int2_status_en_apex_event, 155	int2_config0_t, 154
int2_status_en_i2cm_done, 155	int2_status_en_apex_event
int2_status_en_i3c_protocol_err, 155	int2_config1_t, 155
int2_status_en_pll_rdy, 155	int2_status_en_aux1_agc_rdy
int2_status_en_wom_x, 156	int2_config0_t, 154
int2_status_en_wom_y, 156	int2_status_en_aux1_drdy
int2_status_en_wom_z, 156	int2_config0_t, 154
resv_1, 156	int2_status_en_drdy
INT2 CONFIG2	int2_config0_t, 154
inv_imu_regmap_le.h, 297	int2_status_en_fifo_full
int2_config2_t, 156	int2_config0_t, 154
int2_drive, 157	int2_status_en_fifo_ths
int2_mode, 157	int2_config0_t, 154
int2_polarity, 157	int2_status en i2cm done
resv 1, 157	int2_config1_t, 155
int2_drive	int2_cormg r_t, roo
int2_config2_t, 157	int2_config1_t, 155
int2 mode	int2_status_en_pll_rdy
int2 config2 t, 157	int2_config1_t, 155
int2_polarity	int2_comgr_t, 100
int2_config2_t, 157	int2_status_eri_reset_done
INT2 STATUS0	int2_coringo_t, 104
inv_imu_regmap_le.h, 297	int2_config1_t, 156
int2_status0_t, 157	int2_comig1_t, 130
int2_status_ap_agc_rdy, 158	int2_config1_t, 156
int2_status_ap_agc_rdy, 138	
int2_status_ap_isyric, 136 int2_status_aux1_agc_rdy, 158	int2_status_en_wom_z int2_config1_t, 156
int2_status_aux1_agc_rdy, 158	int2_comig1_t, 130
int2_status_aux1_urdy, 138	int2_status0_t, 158
int2_status_fifo_full, 158 int2_status_fifo_ths, 158	int2_status_fifo_ths
	int2_status0_t, 158
int2_status_reset_done, 158 INT2_STATUS1	int2_status_i2cm_done
<del>-</del>	int2_status1_t, 159
inv_imu_regmap_le.h, 297	int2_status_i3c_protocol_err
int2_status1_t, 159	int2_status1_t, 159
int2_status_apex_event, 159	int2_status_pll_rdy
int2_status_i2cm_done, 159	int2_status1_t, 159

int2_status_reset_done	int_status_tilt_det, 165
int2_status0_t, 158	INT_APEX_STATUS1
int2_status_wom_x	inv_imu_regmap_le.h, 298
int2_status1_t, 160	int_apex_status1
int2_status_wom_y	int_apex_statusx_t, 168
int2_status1_t, 160	int_apex_status1_t, 166
int2_status_wom_z	int_status_basic_smd, 166
int2_status1_t, 160	int_status_r2w_sleep_det, 166
INT4_TO_INT8	int_status_sa_done, 166
Defs, 22	int_status_selftest_done, 166
INT5_TO_INT8	int_status_smd_det, 167
Defs, 22	resv_1, 167
int_accel_drdy_pin_0_dis	resv_2, 167
status_mask_pin_0_7_t, 254	int_apex_statusx_t, 167
int_accel_drdy_pin_1_dis	int_apex_status0, 168
status_mask_pin_8_15_t, 257	int_apex_status1, 168
int_accel_drdy_pin_2_dis	INT_AUX2_CONFIG
status_mask_pin_16_23_t, 255	inv_imu_regmap_le.h, 298
INT_APEX_CONFIG0	int_aux2_config_t, 168
inv_imu_regmap_le.h, 297	int_en_aux2_agc_rdy, 168
int_apex_config0	int_en_aux2_drdy, 169
int_apex_configx_t, 164	int_en_aux2_pll_rdy, 169
int_apex_config0_t, 160	int_en_aux2_reset_done, 169
int_status_mask_pin_ff_det, 161	resv_1, 169
int_status_mask_pin_high_g_det, 161	INT_AUX2_STATUS
int_status_mask_pin_low_g_det, 161	inv_imu_regmap_le.h, 298
int_status_mask_pin_r2w_wake_det, 161	int_aux2_status_t, 169
int_status_mask_pin_step_cnt_ovfl, 161	int_status_aux2_agc_rdy, 170
int_status_mask_pin_step_det, 161	int_status_aux2_drdy, 170
int_status_mask_pin_tap_detect, 161	int_status_aux2_pll_rdy, 170
int_status_mask_pin_tilt_det, 161	int_status_aux2_reset_done, 170
INT_APEX_CONFIG1	resv_1, 170 int drive
inv_imu_regmap_le.h, 297 int_apex_config1	inv_imu_int_pin_config_t, 205
int_apex_configx_t, 164	int_en_aux2_agc_rdy
int apex config1 t, 162	int_aux2_config_t, 168
int_status_mask_pin_basic_smd, 162	int_en_aux2_drdy
int_status_mask_pin_r2w_sleep_det, 162	int_aux2_config_t, 169
int_status_mask_pin_sa_done, 162	int en aux2 pll rdy
int status mask pin selftest done, 162	int aux2 config t, 169
int_status_mask_pin_smd_det, 163	int_en_aux2_reset_done
resv_1, 163	int aux2 config t, 169
resv 2, 163	int ext odr drdy pin 0 dis
int apex configx t, 163	status_mask_pin_0_7_t, 254
int_apex_config0, 164	int_ext_odr_drdy_pin_1_dis
int_apex_config1, 164	status_mask_pin_8_15_t, 257
INT_APEX_STATUS0	int_ext_odr_drdy_pin_2_dis
inv_imu_regmap_le.h, 298	status_mask_pin_16_23_t, 255
int_apex_status0	INT_I2CM_SOURCE
int_apex_statusx_t, 168	inv_imu_regmap_le.h, 298
int_apex_status0_t, 164	int_i2cm_source_t, 170
int_status_ff_det, 164	int_status_i2cm_ioc_ext_trig_en, 171
int_status_high_g_det, 165	int_status_i2cm_smc_ext_odr_en, 171
int_status_low_g_det, 165	resv_1, 171
int_status_r2w_wake_det, 165	int_mode
int_status_step_cnt_ovfl, 165	inv_imu_int_pin_config_t, 205
int_status_step_det, 165	int_on_demand_pin_0_dis
int_status_tap_det, 165	status_mask_pin_0_7_t, 254

int_on_demand_pin_1_dis	int_status_mask_pin_basic_smd
status_mask_pin_8_15_t, 257	int_apex_config1_t, 162
int_on_demand_pin_2_dis	int_status_mask_pin_ff_det
status_mask_pin_16_23_t, 256	int_apex_config0_t, 161
int_polarity	int_status_mask_pin_high_g_det
inv_imu_int_pin_config_t, 205	int_apex_config0_t, 161
INT_PULSE_MIN_OFF_INTF0	int_status_mask_pin_low_g_det
inv_imu_regmap_le.h, 298	int_apex_config0_t, 161
int_pulse_min_off_intf0_t, 171	int_status_mask_pin_r2w_sleep_det
int0_tdeassert_disable, 171	int_apex_config1_t, 162
resv_1, 171	int_status_mask_pin_r2w_wake_det
INT_PULSE_MIN_OFF_INTF1	int_apex_config0_t, 161
inv_imu_regmap_le.h, 298	int_status_mask_pin_sa_done
int_pulse_min_off_intf1_t, 172	int_apex_config1_t, 162
int1_tdeassert_disable, 172	int_status_mask_pin_selftest_done
resv_1, 172	int_apex_config1_t, 162
INT_PULSE_MIN_ON_INTF0	int_status_mask_pin_smd_det
inv_imu_regmap_le.h, 298	int_apex_config1_t, 163
int_pulse_min_on_intf0_t, 172	int_status_mask_pin_step_cnt_ovfl
int0_tpulse_duration, 173	int_apex_config0_t, 161
resv 1, 173	int_status_mask_pin_step_det
INT_PULSE_MIN_ON_INTF1	int_apex_config0_t, 161
inv_imu_regmap_le.h, 299	int_status_mask_pin_tap_detect
int_pulse_min_on_intf1_t, 173	int_apex_config0_t, 161
int1_tpulse_duration, 173	int_status_mask_pin_tilt_det
resv_1, 173	int_apex_config0_t, 161
int_status_accel_drdy_pin_0	int_status_on_demand_pin_0
isr_0_7_t, 238	isr_0_7_t, 238
int_status_accel_drdy_pin_1	int_status_on_demand_pin_1
isr_8_15_t, 241	isr_8_15_t, 241
int_status_accel_drdy_pin_2	int_status_on_demand_pin_2
isr_16_23_t, 239	isr_16_23_t, 240
int_status_aux2_agc_rdy	int_status_r2w_sleep_det
int_aux2_status_t, 170	int_apex_status1_t, 166
int_status_aux2_drdy	int_status_r2w_wake_det
int aux2 status t, 170	int_apex_status0_t, 165
int_status_aux2_pll_rdy	int_status_sa_done
int_aux2_status_t, 170	
	int_apex_status1_t, 166
int_status_aux2_reset_done	int_status_selftest_done
int_aux2_status_t, 170	int_apex_status1_t, 166
int_status_basic_smd	int_status_smd_det
int_apex_status1_t, 166	int_apex_status1_t, 167
int_status_ext_odr_drdy_pin_0	int_status_step_cnt_ovfl
isr_0_7_t, 238	int_apex_status0_t, 165
int_status_ext_odr_drdy_pin_1	int_status_step_det
isr_8_15_t, 241	int_apex_status0_t, 165
int_status_ext_odr_drdy_pin_2	int_status_tap_det
isr_16_23_t, 240	int_apex_status0_t, 165
int_status_ff_det	int_status_tilt_det
int_apex_status0_t, 164	int_apex_status0_t, 165
int_status_high_g_det	INTF_AUX_CONFIG
int_apex_status0_t, 165	inv_imu_regmap_le.h, 299
int_status_i2cm_ioc_ext_trig_en	intf_aux_config_t, 174
int_i2cm_source_t, 171	aux1_spi_34_mode, 174
int_status_i2cm_smc_ext_odr_en	aux1_spi_mode, 174
int_i2cm_source_t, 171	aux2_spi_mode, 174
int_status_low_g_det	resv_1, 174
int_apex_status0_t, 165	INTF_CONFIG0

iny imu roaman la h 200	Defe 24
inv_imu_regmap_le.h, 299	Defs, 34
intf_config0_t, 174	intx_config2_intx_polarity_t
ap_spi_34_mode, 175	Defs, 34
ap_spi_mode, 175	intx_configx_t, 179
resv_1, 175	int1_config0, 179
resv_2, 175	int1_config1, 180
virtual_access_aux1_en, 175	intx_statusx_t, 180
INTF_CONFIG1_OVRD	int1_status0, 181
inv_imu_regmap_le.h, 299	int1_status1, 181
INTF_CONFIG1_OVRD_AP_SPI_34_MODE_OVRD_VAI	_ <b>_ISI_WARGE</b> C_RDY
Defs, 33	inv_imu_int_state_t, 206
INTF_CONFIG1_OVRD_AP_SPI_34_MODE_OVRD_VAI	IAIWB26
Defs, 33	inv_imu_edmp_int_state_t, 196
intf_config1_ovrd_ap_spi_34_mode_ovrd_val_t	INV_B2S_REV
Defs, 33	inv_imu_edmp_int_state_t, 196
INTF_CONFIG1_OVRD_AP_SPI_MODE_OVRD_VAL_0	
Defs, 33	inv imu int state t, 206
INTF CONFIG1 OVRD AP SPI MODE OVRD VAL 1	
Defs, 33	inv imu edmp int state t, 196
	INV FIFO FULL
intf_config1_ovrd_ap_spi_mode_ovrd_val_t	
Defs, 33	inv_imu_int_state_t, 206
intf_config1_ovrd_t, 176	INV_FIFO_THS
ap_spi_34_mode_ovrd, 176	inv_imu_int_state_t, 206
ap_spi_34_mode_ovrd_val, 176	INV_HIGHG
ap_spi_mode_ovrd, 176	inv_imu_edmp_int_state_t, 196
ap_spi_mode_ovrd_val, 176	INV_I2CM_DONE
resv_1, 176	inv_imu_int_state_t, 206
INTF_CONFIG_OVRD_AUX1	INV_I3C_PROT_ERR
inv_imu_regmap_le.h, 299	inv_imu_int_state_t, 206
intf_config_ovrd_aux1_t, 177	inv_imu_adv_configure_wom
aux1_ireg_auto_addr_inc_dis, 177	Driver Advanced, 57
aux1_spi_34_mode_ovrd, 177	inv_imu_adv_convert_odr_bitfield_to_us
aux1_spi_34_mode_ovrd_val, 177	Driver Advanced, 58
aux1_spi_mode_ovrd, 177	inv_imu_adv_device_reset
aux1_spi_mode_ovrd_val, 177	Driver Advanced, 58
resv 1, 177	inv_imu_adv_disable_accel
INTF_CONFIG_OVRD_AUX2	Driver Advanced, 58
inv_imu_regmap_le.h, 299	inv_imu_adv_disable_gyro
intf_config_ovrd_aux2_t, 178	Driver Advanced, 59
aux2_ireg_auto_addr_inc_dis, 178	inv_imu_adv_disable_wom
aux2_spi_mode_ovrd, 178	Driver Advanced, 59
aux2_spi_mode_ovrd_val, 178	inv_imu_adv_enable_accel_ln
resv_1, 178	Driver Advanced, 59
INTX_CONFIG2_INTX_DRIVE_OD	inv_imu_adv_enable_accel_lp
Defs, 33	Driver Advanced, 60
INTX_CONFIG2_INTX_DRIVE_PP	inv_imu_adv_enable_gyro_ln
Defs, 33	Driver Advanced, 60
intx_config2_intx_drive_t	inv_imu_adv_enable_gyro_lp
Defs, 33	Driver Advanced, 61
INTX_CONFIG2_INTX_MODE_LATCH	inv_imu_adv_enable_wom
Defs, 34	Driver Advanced, 61
INTX_CONFIG2_INTX_MODE_PULSE	inv_imu_adv_fifo_config_t, 181
Defs, 34	
	accel_dec, 182
intx config2 intx mode t	accel_dec, 182
intx_config2_intx_mode_t Defs. 33	accel_dec, 182 base_conf, 182
Defs, 33	accel_dec, 182 base_conf, 182 comp_en, 182
Defs, 33 INTX_CONFIG2_INTX_POLARITY_HIGH	accel_dec, 182 base_conf, 182 comp_en, 182 comp_nc_flow_cfg, 183
Defs, 33	accel_dec, 182 base_conf, 182 comp_en, 182

es1_en, 183	ff_max_duration, 190
fifo_wr_wm_gt_th, 183	ff_min_duration, 190
gyro_dec, 183	hard_iron_offset, 190
tmst_fsync_en, 184	highg_peak_th, 190
inv_imu_adv_get_accel_fsr	highg_peak_th_hyst, 190
Driver Advanced, 61	highg_time_th, 190
inv_imu_adv_get_data_from_fifo	lowg_peak_th, 190
Driver Advanced, 62	lowg_peak_th_hyst, 190
inv_imu_adv_get_data_from_registers	lowg_time_th, 191
Driver Advanced, 62	ped_amp_th, 191
inv imu adv get fifo config	ped_hi_en_th, 191
Driver Advanced, 63	ped_low_en_amp_th, 191
inv_imu_adv_get_gyro_fsr	ped_sb_timer_th, 191
Driver Advanced, 63	ped_sensitivity_mode, 191
inv_imu_adv_get_timestamp_resolution_us	ped_step_cnt_th, 191
Driver Advanced, 63	ped_step_det_th, 191
inv_imu_adv_init	power save en, 192
Driver Advanced, 64	power_save_time, 192
inv_imu_adv_parse_fifo_data	r2w_gesture_validity_timeout, 192
Driver Advanced, 64	r2w_gravity_filter_gain, 192
inv imu adv power down sram	r2w_gravity_inter_gair, 192
Driver Advanced, 64	r2w_last_gravity_motion_timer, 192
	r2w motion prev gravity timeout, 192
inv_imu_adv_power_up_sram	
Driver Advanced, 65	r2w_motion_th_angle_cosine, 192
inv_imu_adv_reset_fifo	r2w_motion_th_timer_fast, 193
Driver Advanced, 65	r2w_motion_th_timer_slow, 193
inv_imu_adv_set_endianness	r2w_mounting_matrix, 193
Driver Advanced, 65	r2w_sleep_gesture_delay, 193
inv_imu_adv_set_fifo_config	r2w_sleep_time_out, 193
Driver Advanced, 66	smd_sensitivity, 193
inv_imu_adv_set_timestamp_resolution	soft_iron_sensitivity_matrix, 193
Driver Advanced, 66	tap_max_peak_tol, 193
inv_imu_adv_var_t, 184	tap_min_jerk, 194
accel_baseline, 185	tap_smudge_reject_th, 194
accel_baseline_found, 185	tap_tavg, 194
fifo_comp_en, 185	tap_tmax, 194
fifo_is_used, 185	tap_tmin, 194
fifo_mode, 185	tilt_wait_time, 194
gyro_baseline, 185	inv_imu_edmp_b2s_disable
gyro_baseline_found, 186	EDMP Wearable, 84
sensor_event_cb, 186	inv_imu_edmp_b2s_enable
temp_baseline, 186	EDMP Wearable, 84
temp_baseline_found, 186	inv_imu_edmp_b2s_get_parameters
inv_imu_defs.h, 261	EDMP Wearable, 85
inv_imu_device_t, 187	inv_imu_edmp_b2s_init
adv_var, 187	EDMP Wearable, 85
endianness_data, 188	inv_imu_edmp_b2s_parameters_t, 195
fifo frame size, 188	b2s mounting matrix, 195
transport, 188	inv_imu_edmp_b2s_set_parameters
INV_IMU_DISABLE	EDMP Wearable, 85
Defs, 22	inv_imu_edmp_configure
inv_imu_driver.h, 267	EDMP, 71
inv_imu_driver_advanced.h, 270	inv_imu_edmp_disable
inv_imu_edmp.h, 272	EDMP, 72
inv_imu_edmp_activity_class_t	inv_imu_edmp_disable_ff
EDMP, 70	EDMP, 72
inv_imu_edmp_apex_parameters_t, 188	inv_imu_edmp_disable_pedometer
ff_debounce_duration, 189	EDMP, 73
ii_uebouiioe_uuratiori, 100	LDIVII , 10

inv_imu_edmp_disable_r2w	EDMP, 70
EDMP, 73	inv_imu_edmp_mask_int_src
inv_imu_edmp_disable_smd	EDMP, 80
EDMP, 73	inv_imu_edmp_pedometer_data_t, 198
inv_imu_edmp_disable_tap	activity_class, 198
EDMP, 74	step_cadence, 198
inv_imu_edmp_disable_tilt	step_cnt, 198
EDMP, 74	inv_imu_edmp_recompute_apex_decimation
inv_imu_edmp_enable	EDMP, 80
EDMP, 74	INV_IMU_EDMP_RUN
inv_imu_edmp_enable_ff	EDMP, 70
EDMP, 75	inv_imu_edmp_run_ondemand
inv_imu_edmp_enable_pedometer	EDMP, 81
EDMP, 75	
	inv_imu_edmp_set_apex_parameters
inv_imu_edmp_enable_r2w	EDMP, 81
EDMP, 75	inv_imu_edmp_set_config_int_apex
inv_imu_edmp_enable_smd	EDMP, 82
EDMP, 76	inv_imu_edmp_set_frequency
inv_imu_edmp_enable_tap	EDMP, 82
EDMP, 76	inv_imu_edmp_tap_axis_t
inv_imu_edmp_enable_tilt	EDMP, 70
EDMP, 77	INV_IMU_EDMP_TAP_AXIS_X
inv_imu_edmp_get_apex_parameters	EDMP, 71
EDMP, 77	INV_IMU_EDMP_TAP_AXIS_Y
inv_imu_edmp_get_config_int_apex	EDMP, 71
EDMP, 77	INV_IMU_EDMP_TAP_AXIS_Z
inv_imu_edmp_get_ff_data	
EDMP, 78	inv_imu_edmp_tap_data_t, 199
inv_imu_edmp_get_int_apex_status	axis, 199
EDMP, 78	direction, 199
inv_imu_edmp_get_pedometer_data	double_tap_timing, 199
EDMP, 78	
	num, 200 INV IMU EDMP TAP DIR NEGATIVE
inv_imu_edmp_get_tap_data	
EDMP, 79	EDMP, 71
inv_imu_edmp_init_apex	INV_IMU_EDMP_TAP_DIR_POSITIVE
EDMP, 79	EDMP, 71
INV_IMU_EDMP_INT0	inv_imu_edmp_tap_dir_t
EDMP, 70	EDMP, 71
INV_IMU_EDMP_INT1	INV_IMU_EDMP_TAP_DOUBLE
EDMP, 70	EDMP, 71
INV_IMU_EDMP_INT2	inv_imu_edmp_tap_num_t
EDMP, 70	EDMP, 71
inv_imu_edmp_int_state_t, 195	INV_IMU_EDMP_TAP_SINGLE
INV_B2S, 196	EDMP, 71
INV_B2S_REV, 196	INV_IMU_EDMP_UNKNOWN
INV FF, 196	EDMP, 70
INV HIGHG, 196	inv_imu_edmp_unmask_int_src
INV LOWG, 196	EDMP, 82
INV R2W, 196	inv imu edmp wait for idle
INV_R2W_SLEEP, 196	EDMP, 83
INV_SEC_AUTH, 197	INV_IMU_EDMP_WALK
INV_SELF_TEST, 197	EDMP, 70
INV_SMD, 197	inv_imu_edmp_wearable.h, 275
	· _
INV_STEP_CNT_OVFL, 197	INV_IMU_ENABLE
INV_STEP_DET, 197	Defs, 22
INV_TAP, 197	INV_IMU_ERROR
INV_TILT_DET, 197	Defs, 22
inv_imu_edmp_int_t	INV_IMU_ERROR_BAD_ARG

Defs, 22	INV_EDMP_EVENT, 206
INV_IMU_ERROR_EDMP_BUF_EMPTY	INV_FIFO_FULL, 206
Defs, 23	INV_FIFO_THS, 206
INV_IMU_ERROR_EDMP_ODR	INV_I2CM_DONE, 206
Defs, 23	INV_I3C_PROT_ERR, 206
INV IMU ERROR TIMEOUT	INV OIS1, 206
Defs, 23	INV OIS1 AGC RDY, 207
INV IMU ERROR TRANSPORT	INV PLL RDY, 207
Defs. 23	INV_RESET_DONE, 207
inv_imu_fifo_config_t, 200	INV UI DRDY, 207
accel en, 200	INV UI FSYNC, 207
fifo_depth, 201	INV WOM X, 207
fifo_mode, 201	INV WOM Y, 207
	INV WOM Z, 207
fifo_wm_th, 201	
gyro_en, 201	INV_IMU_OK
hires_en, 201	Defs, 23
inv_imu_fifo_data_t, 202	INV_IMU_READ_EDMP_SRAM
accel_data, 203	EDMP, 69
byte_16, 203	inv_imu_read_reg
byte_20, 203	Transport, 91
byte_8, 203	inv_imu_read_reg_t
gyro_data, 203	Transport, 90
header, 203	inv_imu_read_sram
sensor_data, 204	Transport, 91
temp_data, 204	inv_imu_regmap_le.h, 276
timestamp, 204	ACCEL_CONFIG0, 283
inv_imu_flush_fifo	ACCEL DATA X0 AUX1, 283
Basic Driver, 43	ACCEL DATA X0 AUX2, 283
inv_imu_get_config_int	ACCEL DATA X0 UI, 283
Basic Driver, 43	ACCEL DATA X1 AUX1, 283
inv_imu_get_endianness	ACCEL_DATA_X1_AUX2, 283
Basic Driver, 44	ACCEL_DATA_X1_AOX2, 283
inv_imu_get_fifo_config	ACCEL_DATA_Y0_AUX1, 284
Basic Driver, 44	ACCEL_DATA_Y0_AUX2, 284
inv_imu_get_fifo_frame	ACCEL_DATA_Y0_UI, 284
Basic Driver, 45	ACCEL_DATA_Y1_AUX1, 284
inv_imu_get_frame_count	ACCEL_DATA_Y1_AUX2, 284
Basic Driver, 45	ACCEL_DATA_Y1_UI, 284
inv_imu_get_int_status	ACCEL_DATA_Z0_AUX1, 284
Basic Driver, 45	ACCEL_DATA_Z0_AUX2, 284
inv_imu_get_register_data	ACCEL_DATA_Z0_UI, 285
Basic Driver, 47	ACCEL_DATA_Z1_AUX1, 285
inv_imu_get_version	ACCEL_DATA_Z1_AUX2, 285
Basic Driver, 47	ACCEL_DATA_Z1_UI, 285
inv_imu_get_who_am_i	ACCEL_WOM_X_THR, 285
Basic Driver, 47	ACCEL WOM Y THR, 285
INV IMU INT1	ACCEL_WOM_Z_THR, 285
 Defs, 34	APEX BUFFER MGMT, 285
INV_IMU_INT2	DMP EXT SEN ODR CFG, 286
Defs, 34	DRIVE CONFIGO, 286
inv_imu_int_num_t	DRIVE CONFIG1, 286
Defs, 34	DRIVE CONFIG2, 286
	<del>-</del>
inv_imu_int_pin_config_t, 204	EDMP_APEX_EN0, 286
int_drive, 205	EDMP_APEX_EN1, 286
int_mode, 205	EDMP_PRGRM_IRQ0_0, 286
int_polarity, 205	EDMP_PRGRM_IRQ0_1, 286
inv_imu_int_state_t, 205	EDMP_PRGRM_IRQ1_0, 287
INV_AGC_RDY, 206	EDMP_PRGRM_IRQ1_1, 287

EDMD DDCDM IDOO 0 007	IOCM DD DATAG GOA
EDMP_PRGRM_IRQ2_0, 287	I2CM_RD_DATA2, 294
EDMP_PRGRM_IRQ2_1, 287	I2CM_RD_DATA20, 294
EDMP_SP_START_ADDR, 287	I2CM_RD_DATA3, 294
FIFO_CONFIG0, 287	I2CM_RD_DATA4, 294
FIFO_CONFIG1_0, 287	I2CM_RD_DATA5, 295
FIFO_CONFIG1_1, 287	I2CM_RD_DATA6, 295
FIFO_CONFIG2, 288	I2CM_RD_DATA7, 295
FIFO_CONFIG3, 288	I2CM_RD_DATA8, 295
FIFO_CONFIG4, 288	I2CM RD DATA9, 295
FIFO_COUNT_0, 288	I2CM STATUS, 295
FIFO_COUNT_1, 288	I2CM_WR_DATA0, 295
FIFO DATA, 288	I2CM_WR_DATA1, 295
FIFO_SRAM_SLEEP, 288	I2CM_WR_DATA2, 296
FS_SEL_AUX1, 288	I2CM_WR_DATA3, 296
FS_SEL_AUX2, 289	I2CM_WR_DATA4, 296
	I2CM_WR_DATA5, 296
FSYNC_CONFIG0, 289	
FSYNC_CONFIG1, 289	INT1_CONFIG0, 296
GYRO_CONFIGO, 289	INT1_CONFIG1, 296
GYRO_DATA_X0_AUX1, 289	INT1_CONFIG2, 296
GYRO_DATA_X0_AUX2, 289	INT1_STATUS0, 296
GYRO_DATA_X0_UI, 289	INT1_STATUS1, 297
GYRO_DATA_X1_AUX1, 289	INT2_CONFIG0, 297
GYRO_DATA_X1_AUX2, 290	INT2_CONFIG1, 297
GYRO_DATA_X1_UI, 290	INT2_CONFIG2, 297
GYRO_DATA_Y0_AUX1, 290	INT2_STATUS0, 297
GYRO_DATA_Y0_AUX2, 290	INT2_STATUS1, 297
GYRO_DATA_Y0_UI, 290	INT_APEX_CONFIG0, 297
GYRO_DATA_Y1_AUX1, 290	INT_APEX_CONFIG1, 297
GYRO_DATA_Y1_AUX2, 290	INT APEX STATUSO, 298
GYRO DATA Y1 UI, 290	INT APEX STATUS1, 298
GYRO_DATA_Z0_AUX1, 291	INT_AUX2_CONFIG, 298
GYRO_DATA_Z0_AUX2, 291	INT_AUX2_STATUS, 298
GYRO DATA ZO UI, 291	INT_I2CM_SOURCE, 298
GYRO DATA Z1 AUX1, 291	INT_PULSE_MIN_OFF_INTF0, 298
GYRO DATA Z1 AUX2, 291	INT_PULSE_MIN_OFF_INTF1, 298
GYRO_DATA_Z1_UI, 291	INT_PULSE_MIN_ON_INTF0, 298
I2CM_COMMAND_0, 291	INT_PULSE_MIN_ON_INTF1, 299
I2CM_COMMAND_1, 291	INTF_AUX_CONFIG, 299
I2CM_COMMAND_2, 292	INTF_CONFIGO, 299
I2CM_COMMAND_3, 292	INTF_CONFIG1_OVRD, 299
I2CM_CONTROL, 292	INTF_CONFIG_OVRD_AUX1, 299
I2CM_DEV_PROFILE0, 292	INTF_CONFIG_OVRD_AUX2, 299
I2CM_DEV_PROFILE1, 292	IOC_PAD_SCENARIO, 299
I2CM_DEV_PROFILE2, 292	IOC_PAD_SCENARIO_AUX_OVRD, 299
I2CM_DEV_PROFILE3, 292	IOC_PAD_SCENARIO_OVRD, 300
I2CM_EXT_DEV_STATUS, 292	IPREG_BAR_REG_57, 300
I2CM_RD_DATA0, 293	IPREG_BAR_REG_58, 300
I2CM RD DATA1, 293	IPREG BAR REG 59, 300
I2CM RD DATA10, 293	IPREG BAR REG 60, 300
I2CM_RD_DATA11, 293	IPREG_BAR_REG_61, 300
I2CM_RD_DATA12, 293	IPREG_BAR_REG_62, 300
I2CM RD DATA13, 293	IPREG_MISC, 300
I2CM RD DATA14, 293	IPREG_SYS1_REG_166, 301
I2CM_RD_DATA15, 293	IPREG SYS1 REG 168, 301
I2CM RD DATA16, 294	IPREG_SYS1_REG_166, 301
I2CM_RD_DATA19, 204	IPREG_SYS1_REG_171, 301
I2CM_RD_DATA18, 294	IPREG_SYS1_REG_172, 301
I2CM_RD_DATA19, 294	IPREG_SYS1_REG_173, 301

IPREG_SYS1_REG_42, 301	inv_imu_selftest
IPREG SYS1 REG 43, 301	Self-test, 87
IPREG_SYS1_REG_56, 302	inv_imu_selftest.h, 309
IPREG_SYS1_REG_57, 302	inv_imu_selftest_init_params
IPREG_SYS1_REG_70, 302	Self-test, 88
IPREG SYS1 REG 71, 302	inv_imu_selftest_output_t, 208
IPREG_SYS2_REG_123, 302	accel_status, 208
IPREG_SYS2_REG_129, 302	
	ax_status, 208
IPREG_SYS2_REG_130, 302	ay_status, 209
IPREG_SYS2_REG_131, 302	az_status, 209
IPREG_SYS2_REG_132, 303	gx_status, 209
IPREG_SYS2_REG_24, 303	gy_status, 209
IPREG_SYS2_REG_25, 303	gyro_status, 209
IPREG_SYS2_REG_32, 303	gz_status, <mark>209</mark>
IPREG_SYS2_REG_33, 303	inv_imu_selftest_parameters_t, 210
IPREG_SYS2_REG_40, 303	accel_en, 210
IPREG_SYS2_REG_41, 303	accel_limit, 210
IREG_ADDR_15_8, 303	avg_time, 211
IREG_ADDR_7_0, 304	gyro_en, 211
IREG DATA, 304	gyro_limit, 211
ISR_0_7, 304	patch_settings, 211
ISR_16_23, 304	inv_imu_sensor_data_t, 211
ISR_8_15, 304	accel_data, 212
ODR_DECIMATE_CONFIG, 304	gyro_data, 212
PWR_MGMT0, 304	temp_data, 212
PWR_MGMT_AUX1, 304	inv_imu_sensor_event_t, 212
PWR_MGMT_AUX2, 305	accel, 213
REG_HOST_MSG, 305	accel_high_res, 213
REG_MISC1, 305	es0, 213
REG_MISC2, 305	es1, 214
RTC_CONFIG, 305	gyro, 214
SELFTEST, 305	gyro_high_res, 214
SIFS_I3C_STC_CFG, 305	sensor mask, 214
SIFS IXC ERROR STATUS, 305	temperature, 214
SMC_CONTROL_0, 306	timestamp_fsync, 214
SMC_CONTROL_1, 306	inv_imu_sensor_id_t
SREG_CTRL, 306	Driver Advanced, 56
STATUS_MASK_PIN_0_7, 306	inv_imu_serif_type_t
STATUS_MASK_PIN_16_23, 306	Transport, 90
STATUS_MASK_PIN_8_15, 306	inv_imu_set_accel_frequency
STC_CONFIG, 306	Basic Driver, 48
SW_PLL1_TRIM, 306	inv_imu_set_accel_fsr
TEMP_DATA0_AUX1, 307	Basic Driver, 49
TEMP_DATA0_AUX2, 307	inv_imu_set_accel_ln_bw
TEMP_DATA0_UI, 307	Basic Driver, 49
TEMP DATA1 AUX1, 307	inv_imu_set_accel_lp_avg
TEMP DATA1 AUX2, 307	Basic Driver, 49
TEMP DATA1 UI, 307	inv_imu_set_accel_mode
TMST FSYNCH, 307	Basic Driver, 50
TMST_FSYNCH_AUX1, 307	inv_imu_set_config_int
	Basic Driver, 50
TMST_FSYNCH_AUX2, 308	
TMST_FSYNCL, 308	inv_imu_set_fifo_config
TMST_FSYNCL_AUX1, 308	Basic Driver, 51
TMST_FSYNCL_AUX2, 308	inv_imu_set_gyro_frequency
TMST_WOM_CONFIG, 308	Basic Driver, 51
WHO_AM_I, 308	inv_imu_set_gyro_fsr
inv_imu_select_accel_lp_clk	Basic Driver, 51
Basic Driver, 48	inv_imu_set_gyro_ln_bw
_ = = = = = = = = = = = = = = = = = = =	va_66t_gyr06**

Basic Driver, 52	Driver Advanced, 57
inv_imu_set_gyro_lp_avg	INV_SENSOR_EDMP_PEDOMETER_EVENT
Basic Driver, 52	Driver Advanced, 57
inv_imu_set_gyro_mode	INV_SENSOR_EDMP_R2W_SLEEP
Basic Driver, 52	Driver Advanced, 57
inv_imu_set_pin_config_int	INV_SENSOR_EDMP_R2W_WAKE
Basic Driver, 53	Driver Advanced, 57
inv_imu_sleep_us	INV_SENSOR_EDMP_SMD
Basic Driver, 53	Driver Advanced, 57
inv_imu_soft_reset	INV_SENSOR_EDMP_TAP
Basic Driver, 54	Driver Advanced, 57
INV_IMU_ST_STATUS_FAIL	INV_SENSOR_EDMP_TILT
Self-test, 87	Driver Advanced, 57
INV_IMU_ST_STATUS_NOT_RUN	INV_SENSOR_ES0
Self-test, 87	Driver Advanced, 57
INV_IMU_ST_STATUS_SUCCESS	INV_SENSOR_ES1
Self-test, 87	Driver Advanced, 57
inv_imu_transport.h, 310	INV_SENSOR_FSYNC_EVENT
inv_imu_transport_t, 215	Driver Advanced, 57
read_reg, 215	INV_SENSOR_GYRO
serif_type, 215	Driver Advanced, 57
sleep_us, 215	INV_SENSOR_MAX
write_reg, 216	Driver Advanced, 57
INV_IMU_WRITE_EDMP_SRAM	INV_SENSOR_TEMPERATURE
EDMP, 69	Driver Advanced, 57
inv_imu_write_reg	INV_SMD
Transport, 92	inv_imu_edmp_int_state_t, 197
inv_imu_write_reg_t	INV_STEP_CNT_OVFL
Transport, 90	inv_imu_edmp_int_state_t, 197
inv_imu_write_sram	INV_STEP_DET
Transport, 92	inv_imu_edmp_int_state_t, 197
INV_LOWG	INV_TAP
inv_imu_edmp_int_state_t, 196	inv_imu_edmp_int_state_t, 197
INV_OIS1	INV_TILT_DET
inv_imu_int_state_t, 206	inv_imu_edmp_int_state_t, 197
INV_OIS1_AGC_RDY	INV_UI_DRDY
inv_imu_int_state_t, 207	inv_imu_int_state_t, 207
INV_PLL_RDY	INV_UI_FSYNC
inv_imu_int_state_t, 207	inv_imu_int_state_t, 207
INV_R2W	INV_WOM_X
inv_imu_edmp_int_state_t, 196	inv_imu_int_state_t, 207
INV_R2W_SLEEP	INV_WOM_Y
inv_imu_edmp_int_state_t, 196	inv_imu_int_state_t, 207
INV_RESET_DONE	INV_WOM_Z
inv_imu_int_state_t, 207	inv_imu_int_state_t, 207
INV_SEC_AUTH	INVALID_VALUE_FIFO
inv_imu_edmp_int_state_t, 197	Defs, 23
INV_SELF_TEST	INVALID_VALUE_FIFO_1B
inv_imu_edmp_int_state_t, 197	Defs, 24
INV_SENSOR_ACCEL	io_opt0
Driver Advanced, 57	ipreg_bar_reg_57_t, 219
INV_SENSOR_EDMP_FF	io_opt1
Driver Advanced, 57	ipreg_bar_reg_57_t, 220
INV_SENSOR_EDMP_HIGHG	io_opt2
Driver Advanced, 57	ipreg_bar_reg_58_t, 220
INV_SENSOR_EDMP_LOWG	IOC_PAD_SCENARIO
Driver Advanced, 57	inv_imu_regmap_le.h, 299
INV_SENSOR_EDMP_PEDOMETER_COUNT	IOC_PAD_SCENARIO_AUX_OVRD

inv_imu_regmap_le.h, 299	pads_aux1_cs_pe_trim_d2a, 223
ioc_pad_scenario_aux_ovrd_t, 216	pads_aux1_cs_pud_trim_d2a, 224
aux1_enable_ovrd, 216	pads_aux1_sclk_pe_trim_d2a, 224
aux1_enable_ovrd_val, 216	pads_aux1_sclk_pud_trim_d2a, 224
aux1_mode_ovrd, 216	pads_aux_sclk_tp2_from_pad_disable_trim_d2a,
aux1_mode_ovrd_val, 217	224
aux2_enable_ovrd, 217	pads_pin7_cs_pud_trim_d2a, 224
aux2_enable_ovrd_val, 217	resv_1, 224
resv_1, 217	resv_2, 224
IOC PAD SCENARIO OVRD	IPREG_BAR_REG_61
inv_imu_regmap_le.h, 300	inv_imu_regmap_le.h, 300
IOC_PAD_SCENARIO_OVRD_INT2_CFG_OVRD_VAL_I	
Defs, 34	pads_aux1_sdi_pe_trim_d2a, 225
IOC_PAD_SCENARIO_OVRD_INT2_CFG_OVRD_VAL_I	
Defs, 34	pads_aux1_sdo_pe_trim_d2a, 225
ioc_pad_scenario_ovrd_pads_int2_cfg_ovrd_val_t	pads_aux1_sdo_pud_trim_d2a, 225
Defs, 34	pads_int1_pe_trim_d2a, 226
ioc_pad_scenario_ovrd_t, 217	pads_int1_pud_trim_d2a, 226
pads_int2_cfg_ovrd, 217	resv_1, 226
pads_int2_cfg_ovrd_val, 218	resv_2, 226
	IPREG BAR REG 62
resv_1, 218	inv_imu_regmap_le.h, 300
ioc_pad_scenario_t, 218	• •
aux1_enable, 218	ipreg_bar_reg_62_t, 226
aux1_mode, 218	pads_int2_pe_trim_d2a, 227
aux2_enable, 219	pads_int2_pud_trim_d2a, 227
pads_int2_cfg, 219	resv_1, 227
resv_1, 219	resv_2, 227
IPREG_BAR_REG_57	IPREG_MISC
inv_imu_regmap_le.h, 300	inv_imu_regmap_le.h, 300
ipreg_bar_reg_57_t, 219	ipreg_misc_t, 227
io_opt0, 219	edmp_idle, 227
io_opt1, 220	resv_1, 228
resv_1, 220	resv_2, 228
resv_2, 220	IPREG_SYS1_REG_166
IPREG_BAR_REG_58	inv_imu_regmap_le.h, 301
inv_imu_regmap_le.h, 300	IPREG_SYS1_REG_166_GYRO_SRC_CTRL_INTERPOLATOR_OFF_F
ipreg_bar_reg_58_t, <mark>220</mark>	Defs, 35
io_opt2, 220	IPREG_SYS1_REG_166_GYRO_SRC_CTRL_INTERPOLATOR_OFF_F
pads_ap_cs_pe_trim_d2a, 221	Defs, 35
pads_ap_cs_pud_trim_d2a, 221	IPREG_SYS1_REG_166_GYRO_SRC_CTRL_INTERPOLATOR_ON_FIF
pads_ap_sclk_pe_trim_d2a, 221	Defs, 35
pads_ap_sclk_pud_trim_d2a, 221	ipreg_sys1_reg_166_gyro_src_ctrl_sel_t
resv_1, 221	Defs, 34
resv_2, 221	ipreg_sys1_reg_166_t, 228
IPREG_BAR_REG_59	gyro_afsr_mode, 228
inv_imu_regmap_le.h, 300	gyro_src_ctrl, 228
ipreg_bar_reg_59_t, 222	resv_1, 229
pads_ap_sdi_pe_trim_d2a, 222	resv_2, 229
pads_ap_sdi_pud_trim_d2a, 222	IPREG_SYS1_REG_168
pads_ap_sdo_pe_trim_d2a, 222	inv_imu_regmap_le.h, 301
pads_ap_sdo_pud_trim_d2a, 222	ipreg_sys1_reg_168_t, 229
pads_pin7_pe_trim_d2a, 222	gyro_afsr_shared, 229
resv_1, 223	gyro_ois_m6_byp, 229
resv_2, 223	resv_1, 229
resv_3, 223	IPREG_SYS1_REG_170
IPREG_BAR_REG_60	inv_imu_regmap_le.h, 301
inv_imu_regmap_le.h, 300	IPREG_SYS1_REG_170_GYRO_LP_AVG_1
ipreg_bar_reg_60_t, 223	Defs, 35
1p10g_bal_16g_00_t, 220	D010, 00

IPREG_SYS1_REG_170_GYRO_LP_AVG_10	IPREG_SYS1_REG_173
Defs, 35	inv_imu_regmap_le.h, 301
IPREG_SYS1_REG_170_GYRO_LP_AVG_11	ipreg_sys1_reg_173_t, 232
Defs, 35	gyro_ois_hpf2_byp, 232
IPREG_SYS1_REG_170_GYRO_LP_AVG_16	resv_1, 232
Defs, 35	IPREG_SYS1_REG_42
IPREG_SYS1_REG_170_GYRO_LP_AVG_18	inv_imu_regmap_le.h, 301
Defs, 35	IPREG_SYS1_REG_43
IPREG_SYS1_REG_170_GYRO_LP_AVG_2	inv_imu_regmap_le.h, 301
Defs, 35	IPREG_SYS1_REG_56
IPREG_SYS1_REG_170_GYRO_LP_AVG_20	inv_imu_regmap_le.h, 302
Defs, 35	IPREG SYS1 REG 57
IPREG_SYS1_REG_170_GYRO_LP_AVG_32	inv_imu_regmap_le.h, 302
Defs, 35	IPREG_SYS1_REG_70
IPREG_SYS1_REG_170_GYRO_LP_AVG_4	inv_imu_regmap_le.h, 302
Defs, 35	IPREG_SYS1_REG_71
IPREG_SYS1_REG_170_GYRO_LP_AVG_5	inv_imu_regmap_le.h, 302
Defs, 35	IPREG_SYS2_REG_123
IPREG_SYS1_REG_170_GYRO_LP_AVG_64	inv_imu_regmap_le.h, 302
Defs, 35	IPREG_SYS2_REG_123_ACCEL_SRC_CTRL_INTERPOLATOR_OFF_F
IPREG_SYS1_REG_170_GYRO_LP_AVG_7	Defs, 36
Defs, 35	IPREG_SYS2_REG_123_ACCEL_SRC_CTRL_INTERPOLATOR_OFF_F
IPREG_SYS1_REG_170_GYRO_LP_AVG_8	Defs, 36
Defs, 35	IPREG_SYS2_REG_123_ACCEL_SRC_CTRL_INTERPOLATOR_ON_FI
ipreg_sys1_reg_170_gyro_lp_avg_sel_t	Defs, 36
Defs, 35	ipreg_sys2_reg_123_accel_src_ctrl_sel_t
ipreg_sys1_reg_170_t, 230	Defs, 35
gyro_lp_avg_sel, 230	ipreg_sys2_reg_123_t, 233
gyro_ois_hpfbw_sel, 230	accel_src_ctrl, 233
resv_1, 230	resv_1, 233
IPREG_SYS1_REG_171	IPREG_SYS2_REG_129
inv_imu_regmap_le.h, 301	inv_imu_regmap_le.h, 302
ipreg_sys1_reg_171_t, 231	IPREG SYS2 REG 129 ACCEL LP AVG 1
gyro_ois_lpf1bw_sel, 231	Defs, 36
gyro_ois_lpf2bw_sel, 231	IPREG_SYS2_REG_129_ACCEL_LP_AVG_10
resv_1, 231	Defs, 36
IPREG_SYS1_REG_172	IPREG_SYS2_REG_129_ACCEL_LP_AVG_11
inv_imu_regmap_le.h, 301	Defs, 36
IPREG_SYS1_REG_172_GYRO_UI_LPFBW_DIV_128	IPREG SYS2 REG 129 ACCEL LP AVG 16
Defs, 35	Defs, 36
IPREG_SYS1_REG_172_GYRO_UI_LPFBW_DIV_16	IPREG_SYS2_REG_129_ACCEL_LP_AVG_18
Defs, 35	Defs, 36
IPREG_SYS1_REG_172_GYRO_UI_LPFBW_DIV_32	IPREG_SYS2_REG_129_ACCEL_LP_AVG_2
Defs, 35	Defs, 36
	·
IPREG_SYS1_REG_172_GYRO_UI_LPFBW_DIV_4	IPREG_SYS2_REG_129_ACCEL_LP_AVG_20
Defs, 35	Defs, 36
IPREG_SYS1_REG_172_GYRO_UI_LPFBW_DIV_64	IPREG_SYS2_REG_129_ACCEL_LP_AVG_32
Defs, 35	Defs, 36
IPREG_SYS1_REG_172_GYRO_UI_LPFBW_DIV_8	IPREG_SYS2_REG_129_ACCEL_LP_AVG_4
Defs, 35	Defs, 36
IPREG_SYS1_REG_172_GYRO_UI_LPFBW_NO_FILTE	
Defs, 35	Defs, 36
ipreg_sys1_reg_172_gyro_ui_lpfbw_sel_t	IPREG_SYS2_REG_129_ACCEL_LP_AVG_64
Defs, 35	Defs, 36
ipreg_sys1_reg_172_t, 231	IPREG_SYS2_REG_129_ACCEL_LP_AVG_7
gyro_ois_hpf1_byp, 232	Defs, 36
gyro_ui_lpfbw_sel, 232	IPREG_SYS2_REG_129_ACCEL_LP_AVG_8
resv_1, 232	Defs, 36

ipreg_sys2_reg_129_accel_lp_avg_sel_t	IREG_ADDR_7_0
Defs, 36	inv_imu_regmap_le.h, 304
ipreg_sys2_reg_129_t, 233	ireg_addr_7_0
accel_lp_avg_sel, 234	ireg_addr_7_0_t, 237
accel_ois_hpfbw_sel, 234	ireg_addr_7_0_t, 237
resv_1, 234	ireg_addr_7_0, 237
IPREG_SYS2_REG_130	IREG_DATA
inv_imu_regmap_le.h, 302	inv_imu_regmap_le.h, 304
ipreg_sys2_reg_130_t, 234	ireg_data
accel_ois_lpf1bw_sel, 234	ireg_data_t, 238
accel_ois_lpf2bw_sel, 234	ireg_data_t, 237
resv_1, 235	ireg_data, 238
IPREG_SYS2_REG_131	ireg_done
inv_imu_regmap_le.h, 302	reg_misc2_t, 247
IPREG_SYS2_REG_131_ACCEL_UI_LPFBW_DIV_128	ISR_0_7
Defs, 36	inv_imu_regmap_le.h, 304
IPREG_SYS2_REG_131_ACCEL_UI_LPFBW_DIV_16	isr_0_7_t, 238
Defs, 36	int_status_accel_drdy_pin_0, 238
IPREG_SYS2_REG_131_ACCEL_UI_LPFBW_DIV_32	int_status_ext_odr_drdy_pin_0, 238
Defs, 36	int_status_on_demand_pin_0, 238
IPREG_SYS2_REG_131_ACCEL_UI_LPFBW_DIV_4	resv_1, 239
Defs, 36	resv_2, 239
IPREG_SYS2_REG_131_ACCEL_UI_LPFBW_DIV_64	resv_3, 239
Defs, 36	ISR_16_23
IPREG_SYS2_REG_131_ACCEL_UI_LPFBW_DIV_8	inv_imu_regmap_le.h, 304
Defs, 36	isr_16_23_t, 239
IPREG_SYS2_REG_131_ACCEL_UI_LPFBW_NO_FILT	ER int_status_accel_drdy_pin_2, 239
Defs, 36	int_status_ext_odr_drdy_pin_2, 240
ipreg_sys2_reg_131_accel_ui_lpfbw_t	int_status_on_demand_pin_2, 240
Defs, 36	resv_1, 240
ipreg_sys2_reg_131_t, 235	resv_2, 240
accel_ui_lpfbw_sel, 235	resv_3, 240
resv_1, 235	ISR_8_15
IPREG_SYS2_REG_132	inv_imu_regmap_le.h, 304
inv_imu_regmap_le.h, 303	isr_8_15_t, 240
ipreg_sys2_reg_132_t, 235	int_status_accel_drdy_pin_1, 241
accel_ois_hpf1_byp, 236	int_status_ext_odr_drdy_pin_1, 241
accel_ois_hpf2_byp, 236	int_status_on_demand_pin_1, 241
accel_ois_m6_byp, 236	resv_1, 241
resv_1, 236	resv_2, 241
IPREG_SYS2_REG_24	resv_3, 241
inv_imu_regmap_le.h, 303	
IPREG_SYS2_REG_25	lowg_peak_th
inv_imu_regmap_le.h, 303	inv_imu_edmp_apex_parameters_t, 190
IPREG_SYS2_REG_32	lowg_peak_th_hyst
inv_imu_regmap_le.h, 303	inv_imu_edmp_apex_parameters_t, 190
IPREG_SYS2_REG_33	lowg_time_th
inv_imu_regmap_le.h, 303	inv_imu_edmp_apex_parameters_t, 191
IPREG_SYS2_REG_40	
inv_imu_regmap_le.h, 303	mainpage.dox, 311
IPREG_SYS2_REG_41	num
inv_imu_regmap_le.h, 303	num
IREG_ADDR_15_8	inv_imu_edmp_tap_data_t, 200
inv_imu_regmap_le.h, 303	ODR DECIMATE CONFIG
ireg_addr_15_8	inv_imu_regmap_le.h, 304
ireg_addr_15_8_t, 237	ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_1
ireg_addr_15_8_t, 236	Defs, 37
ireg_addr_15_8, 237	ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_1024

Defs, 37	OUT_OF_BOUND_TEMP_NEG_FIFO_1B
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_1	
Defs, 37	OUT_OF_BOUND_TEMP_POS_FIFO_1B
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_1	6 Defs, 24
Defs, 37	
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_2	pads_ap_cs_pe_trim_d2a
Defs, 37	ipreg_bar_reg_58_t, 221
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_2	pads_ap_cs_pud_trim_d2a
Defs. 37	ipreg_bar_reg_58_t, 221
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_2	gads_ap_sclk_pe_trim_d2a
Defs, 37	ipreg_bar_reg_58_t, 221
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_3	pads_ap_sclk_pud_trim_d2a
Defs, 37	ipreg_bar_reg_58_t, 221
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_4	
Defs, 37	ipreg_bar_reg_59_t, 222
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_4	
	ipreg_bar_reg_59_t, 222
Defs, 37 ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_5	
	ipreg_bar_reg_59_t, 222
Defs, 37	
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_6	ipreg_bar_reg_59_t, 222
Defs, 37	
ODR_DECIMATE_CONFIG_ACCEL_FIFO_ODR_DEC_8	ipreg_bar_reg_60_t, 223
Defs, 37	
odr_decimate_config_accel_fifo_odr_dec_t	pads_aux1_cs_pud_trim_d2a
Defs, 37	ipreg_bar_reg_60_t, 224
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_1	pads_aux1_sclk_pe_trim_d2a
Defs, 37	ipreg_bar_reg_60_t, 224
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_10	paas_auxi_scik_pud_trim_d2a
Defs. 37	ipreg_bar_reg_60_t, 224
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_12	pads_aux1_sdi_pe_trim_d2a
Defs, 37	ipreg_bar_reg_61_t, 225
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_16	pads_aux1_sdi_pud_trim_d2a
Defs. 37	ipreg_bar_reg_61_t, 225
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_2	pads_aux1_sdo_pe_trim_d2a
Defs. 37	ipreg_bar_reg_61_t, 225
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_20	pads_aux1_sdo_pud_trim_d2a
Date 37	ipreg bar reg of 1, 225
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_25	pads_aux_sclk_tp2_from_pad_disable_trim_d2a
Defs. 37	ipieg_bai_ieg_60_i, 224
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_32	pads_i2c_slew
Defs, 37	drive_config0_t, 99
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_4	pads_i3c_ddr_slew
Defs, 37	drive_config1_t, 100
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_40	
Defs, 37	drive_config1_t, 100
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_51	
	ipreg_bar_reg_61_t, 226
Defs, 37 ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_64	
	ipreg_bar_reg_61_t, 226
Defs, 37	pads_int2_cfg
ODR_DECIMATE_CONFIG_GYRO_FIFO_ODR_DEC_8	ioc_pad_scenario_t, 219
Defs, 37	pads_int2_cfg_ovrd
odr_decimate_config_gyro_fifo_odr_dec_t	ioc_pad_scenario_ovrd_t, 217
Defs, 37	pads_int2_cfg_ovrd_val
odr_decimate_config_t, 242	ioc_pad_scenario_ovrd_t, 218
accel_fifo_odr_dec, 242	
gyro_fifo_odr_dec, 242	pads_int2_pe_trim_d2a
osc_id_ovrd	ipreg_bar_reg_62_t, 227
reg_misc1_t, 246	pads_int2_pud_trim_d2a
	ipreg_bar_reg_62_t, <del>227</del>

pads_pin7_cs_pud_trim_d2a	accel_aux1_en, 243
ipreg_bar_reg_60_t, 224	gyro_aux1_en, 243
pads_pin7_pe_trim_d2a	resv_1, 244
ipreg_bar_reg_59_t, 222	PWR_MGMT_AUX2
pads_slew	inv_imu_regmap_le.h, 305
drive_config2_t, 101	pwr_mgmt_aux2_t, 244
pads_spi_slew	accel_aux2_en, 244
drive_config0_t, 99	gyro_aux2_en, 244
patch_settings	resv_1, 244
inv_imu_selftest_parameters_t, 211	
ped_amp_th	r2w_en
inv_imu_edmp_apex_parameters_t, 191	edmp_apex_en0_t, 102
ped_hi_en_th	r2w_gesture_validity_timeout
inv_imu_edmp_apex_parameters_t, 191	inv_imu_edmp_apex_parameters_t, 192
ped_low_en_amp_th	r2w_gravity_filter_gain
inv_imu_edmp_apex_parameters_t, 191	inv_imu_edmp_apex_parameters_t, 192
ped_sb_timer_th	r2w_last_gravity_motion_timer
inv_imu_edmp_apex_parameters_t, 191	inv_imu_edmp_apex_parameters_t, 192
ped_sensitivity_mode	r2w_last_gravity_timeout
inv_imu_edmp_apex_parameters_t, 191	inv_imu_edmp_apex_parameters_t, 192
ped_step_cnt_th	r2w_motion_prev_gravity_timeout
inv_imu_edmp_apex_parameters_t, 191	inv_imu_edmp_apex_parameters_t, 192
ped_step_det_th	r2w_motion_th_angle_cosine
inv_imu_edmp_apex_parameters_t, 191	inv_imu_edmp_apex_parameters_t, 192
pedo en	r2w_motion_th_timer_fast
edmp_apex_en0_t, 102	inv_imu_edmp_apex_parameters_t, 193
power_save_en	r2w_motion_th_timer_slow
edmp_apex_en1_t, 104	inv_imu_edmp_apex_parameters_t, 193
inv_imu_edmp_apex_parameters_t, 192	r2w_mounting_matrix
power_save_time	inv_imu_edmp_apex_parameters_t, 193
inv_imu_edmp_apex_parameters_t, 192	r2w_sleep_gesture_delay
PWR_MGMT0	inv_imu_edmp_apex_parameters_t, 193
inv_imu_regmap_le.h, 304	r2w_sleep_time_out
PWR_MGMT0_ACCEL_MODE_LN	inv_imu_edmp_apex_parameters_t, 193
Defs, 38	r_w_0
PWR_MGMT0_ACCEL_MODE_LP	i2cm_command_0_t, 124
Defs, 38	r_w_1
PWR_MGMT0_ACCEL_MODE_OFF	i2cm_command_1_t, 125
Defs, 38	r_w_2
pwr_mgmt0_accel_mode_t	i2cm_command_2_t, 126
Defs, 37	r_w_3
PWR_MGMT0_GYRO_MODE_LN	i2cm_command_3_t, 127
Defs, 38	rd_address_0
PWR_MGMT0_GYRO_MODE_LP	i2cm_dev_profile0_t, 129
Defs, 38	rd_address_1
PWR_MGMT0_GYRO_MODE_OFF	i2cm_dev_profile2_t, 130
Defs, 38	read_reg
PWR_MGMT0_GYRO_MODE_STANDBY	inv_imu_transport_t, 215
Defs, 38	REG_HOST_MSG
pwr_mgmt0_gyro_mode_t	inv_imu_regmap_le.h, 305
Defs, 38	reg_host_msg_t, 245
pwr_mgmt0_t, 242	edmp_on_demand_en, 245
accel_mode, 243	resv_1, 245
gyro_mode, 243	resv_2, 245
resv_1, 243	testopenable, 245
PWR MGMT AUX1	REG_MISC1
inv_imu_regmap_le.h, 304	inv_imu_regmap_le.h, 305
pwr_mgmt_aux1_t, 243	REG_MISC1_OSC_ID_OVRD_EDOSC
F = 6	Defs, 38

REG_MISC1_OSC_ID_OVRD_EXT_CLK	intf_aux_config_t, 174
Defs, 38	intf_config0_t, 175
REG_MISC1_OSC_ID_OVRD_OFF	intf_config1_ovrd_t, 176
Defs, 38	intf_config_ovrd_aux1_t, 177
REG_MISC1_OSC_ID_OVRD_PLL	intf_config_ovrd_aux2_t, 178
Defs, 38	ioc pad scenario aux ovrd t, 217
REG_MISC1_OSC_ID_OVRD_RCOSC	ioc_pad_scenario_ovrd_t, 218
Defs, 38	ioc_pad_scenario_t, 219
reg_misc1_osc_id_ovrd_t	ipreg_bar_reg_57_t, 220
Defs, 38	ipreg_bar_reg_58_t, 221
reg_misc1_t, 246	ipreg_bar_reg_59_t, 223
osc_id_ovrd, 246	ipreg_bar_reg_60_t, 224
resv_1, 246	ipreg_bar_reg_61_t, 226
REG_MISC2	ipreg_bar_reg_62_t, 227
inv_imu_regmap_le.h, 305	ipreg_misc_t, 228
reg_misc2_t, 246	ipreg_sys1_reg_166_t, 229
ireg_done, 247	ipreg_sys1_reg_168_t, 229
resv 1, 247	ipreg_sys1_reg_170_t, 230
soft rst, 247	ipreg_sys1_reg_171_t, 231
reserved0	ipreg_sys1_reg_172_t, 232
edmp apex en0 t, 102	ipreg_sys1_reg_173_t, 232
reserved1	
	ipreg_sys2_reg_123_t, 233
edmp_apex_en0_t, 102	ipreg_sys2_reg_129_t, 234
resv_1	ipreg_sys2_reg_130_t, 235
accel_config0_t, 95	ipreg_sys2_reg_131_t, 235
dmp_ext_sen_odr_cfg_t, 99	ipreg_sys2_reg_132_t, 236
drive_config0_t, 100	isr_0_7_t, <del>239</del>
drive_config1_t, 100	isr_16_23_t, 240
drive_config2_t, 101	isr_8_15_t, 241
edmp_apex_en1_t, 104	pwr_mgmt0_t, 243
fifo_config2_t, 110	pwr_mgmt_aux1_t, 244
fifo_config3_t, 112	pwr_mgmt_aux2_t, 244
fifo config4 t, 113	reg host msg t, 245
fifo_sram_sleep_t, 119	reg_misc1_t, 246
	<u>-</u>
fs_sel_aux1_t, 120	reg_misc2_t, 247
fs_sel_aux2_t, 121	rtc_config_t, 247
fsync_config0_t, 122	selftest_t, 249
fsync_config1_t, 122	sifs_i3c_stc_cfg_t, 250
i2cm_control_t, 128	sifs_ixc_error_status_t, 251
i2cm_dev_profile1_t, 129	smc_control_0_t, 251
i2cm_dev_profile3_t, 130	smc_control_1_t, 252
i2cm_ext_dev_status_t, 131	sreg_ctrl_t, 253
i2cm_status_t, 143	status_mask_pin_0_7_t, 254
int1_config1_t, 149	status_mask_pin_16_23_t, 256
int1_config2_t, 150	status_mask_pin_8_15_t, 257
int1_status1_t, 153	stc_config_t, 258
int2_config1_t, 156	tmst_wom_config_t, 259
int2_config2_t, 157	resv_2
int2_status1_t, 160	edmp_apex_en1_t, 104
int_apex_config1_t, 163	fifo_config2_t, 110
int_apex_status1_t, 167	i2cm_control_t, 128
int_aux2_config_t, 169	int_apex_config1_t, 163
int_aux2_status_t, 170	int_apex_status1_t, 167
int_i2cm_source_t, 171	intf_config0_t, 175
int_pulse_min_off_intf0_t, 171	ipreg_bar_reg_57_t, 220
int_pulse_min_off_intf1_t, 172	ipreg_bar_reg_58_t, 221
int_pulse_min_on_intf0_t, 173	ipreg_bar_reg_59_t, 223
int_pulse_min_on_intf1_t, 173	ipreg_bar_reg_60_t, 224
pa.oooriar, 170	.p. 0g_0a/_10g_00_t, 227

	ipreg_bar_reg_61_t, 226	SELFTEST_ACCEL_THRESHOLD_25_PERCENT
	ipreg_bar_reg_62_t, 227	Defs, 38
	ipreg_misc_t, 228	SELFTEST_ACCEL_THRESHOLD_30_PERCENT
	ipreg_sys1_reg_166_t, 229	Defs, 38
	isr_0_7_t, 239	SELFTEST_ACCEL_THRESHOLD_40_PERCENT
	isr_16_23_t, 240	Defs, 38
	isr_8_15_t, 241	SELFTEST_ACCEL_THRESHOLD_50_PERCENT
	reg_host_msg_t, 245	Defs, 38
	rtc config t, 247	SELFTEST ACCEL THRESHOLD 5 PERCENT
	sifs_i3c_stc_cfg_t, 250	Defs, 38
	smc_control_1_t, 253	selftest accel threshold t
	sreg_ctrl_t, 253	Defs, 38
	status_mask_pin_0_7_t, 255	SELFTEST_AVERAGE_TIME_MASK
	status_mask_pin_16_23_t, 256	Defs, 24
	status_mask_pin_8_15_t, 257	selftest_average_time_t
	stc_config_t, 258	Defs, 39
resv		SELFTEST_AVG_TIME_10_MS
I COV		Defs, 39
	i2cm_control_t, 128	
	ipreg_bar_reg_59_t, 223	SELFTEST_AVG_TIME_160_MS
	isr_0_7_t, 239	Defs, 39
	isr_16_23_t, 240	SELFTEST_AVG_TIME_20_MS
	isr_8_15_t, 241	Defs, 39
	status_mask_pin_0_7_t, 255	SELFTEST_AVG_TIME_320_MS
	status_mask_pin_16_23_t, 256	Defs, 39
	status_mask_pin_8_15_t, 257	SELFTEST_AVG_TIME_40_MS
rtc_a	<del>-</del>	Defs, 39
	rtc_config_t, 248	SELFTEST_AVG_TIME_80_MS
RTC	CONFIG	Defs, 39
	inv_imu_regmap_le.h, 305	SELFTEST_GYRO_DIS
rtc_c	config_t, 247	Defs, 25
	resv_1, 247	SELFTEST_GYRO_EN
	resv_2, 247	Defs, 25
	rtc_align, 248	SELFTEST_GYRO_EN_MASK
	rtc_mode, 248	Defs, 25
rtc_r	node	SELFTEST_GYRO_THRESH_MASK
	rtc_config_t, 248	Defs, 25
Calf	toot 96	SELFTEST_GYRO_THRESHOLD_10_PERCENT
Sell-	test, 86	Defs, 39
	inv_imu_selftest, 87	SELFTEST_GYRO_THRESHOLD_15_PERCENT
	inv_imu_selftest_init_params, 88	Defs, 39
	INV_IMU_ST_STATUS_FAIL, 87	SELFTEST_GYRO_THRESHOLD_20_PERCENT
	INV_IMU_ST_STATUS_NOT_RUN, 87	Defs, 39
CEL	INV_IMU_ST_STATUS_SUCCESS, 87	SELFTEST_GYRO_THRESHOLD_25_PERCENT
SEL	FTEST	Defs, 39
CEL	inv_imu_regmap_le.h, 305	SELFTEST_GYRO_THRESHOLD_30_PERCENT
SEL	FTEST_ACCEL_DIS	Defs, 39
CEI	Defs, 24	SELFTEST_GYRO_THRESHOLD_40_PERCENT
SEL	FTEST_ACCEL_EN	Defs, 39
CEI	Defs, 24	SELFTEST_GYRO_THRESHOLD_50_PERCENT
SEL	FTEST_ACCEL_EN_MASK	Defs, 39
CEL	Defs, 24	SELFTEST_GYRO_THRESHOLD_5_PERCENT
SEL	FTEST_ACCEL_THRESH_MASK	Defs, 39
CEI	Defs, 24	selftest_gyro_threshold_t
SEL	FTEST_ACCEL_THRESHOLD_10_PERCENT	Defs, 39
CE1	Defs, 38	SELFTEST_PATCH_EN_ACCEL_PHASE1
SEL	FTEST_ACCEL_THRESHOLD_15_PERCENT Defs, 38	Defs, 40
CEI	FTEST_ACCEL_THRESHOLD_20_PERCENT	SELFTEST_PATCH_EN_ACCEL_PHASE2
JEL	Defs. 38	Defs, 40
	Dela, JU	

SELFTEST_PATCH_EN_GYRO1_PHASE1 Defs, 40	inv_imu_regmap_le.h, 306 smc_control_1_t, 252
SELFTEST PATCH EN GYRO1 PHASE2	resv_1, 252
Defs, 40	resv_2, 253
selftest_t, 248	sreg_aux_accel_only_en, 253
en_ax_st, 248	smd_en
en_ay_st, 248	edmp_apex_en0_t, 102
en_az_st, 249	smd_sensitivity
en_gx_st, 249	inv_imu_edmp_apex_parameters_t, 193
en_gy_st, 249	soft_hard_iron_corr_en
en_gz_st, 249	edmp_apex_en1_t, 104
resv_1, 249	soft_iron_sensitivity_matrix
SELFTESTCAL_INIT_DIS	inv_imu_edmp_apex_parameters_t, 193
Defs, 25	soft_rst
SELFTESTCAL_INIT_EN	reg_misc2_t, 247
Defs, 25	sreg_aux_accel_only_en
SELFTESTCAL_INIT_EN_MASK	smc_control_1_t, 253
Defs, 25	SREG_CTRL
sensor_data	inv_imu_regmap_le.h, 306
inv_imu_fifo_data_t, 204	SREG_CTRL_SREG_DATA_BIG_ENDIAN
sensor_event_cb	Defs, 40
inv_imu_adv_var_t, 186	sreg_ctrl_sreg_data_endian_sel_t
sensor_mask	Defs, 39
inv_imu_sensor_event_t, 214	SREG_CTRL_SREG_DATA_LITTLE_ENDIAN
serif_type	Defs, 40
inv_imu_transport_t, 215	sreg_ctrl_t, 253
SIFS_I3C_STC_CFG	resv_1, 253
inv_imu_regmap_le.h, 305	resv_2, 253
sifs_i3c_stc_cfg_t, 249	sreg_data_endian_sel, 253
i3c_stc_mode, 250	sreg_data_endian_sel
resv_1, 250	sreg_ctrl_t, 253
resv_2, 250	STATUS_MASK_PIN_0_7
SIFS_IXC_ERROR_STATUS	inv_imu_regmap_le.h, 306
inv_imu_regmap_le.h, 305	status_mask_pin_0_7_t, 254
sifs_ixc_error_status_t, 250	int_accel_drdy_pin_0_dis, 254
aux1_sifs_ixc_timeout_err, 250	int_ext_odr_drdy_pin_0_dis, 254
resv_1, 251	int_on_demand_pin_0_dis, 254
sifs_ixc_timeout_err, 251	resv_1, 254
sifs_ixc_timeout_err	resv_2, 255
sifs_ixc_error_status_t, 251	resv_3, 255
sleep_us	STATUS_MASK_PIN_16_23
inv_imu_transport_t, 215	inv_imu_regmap_le.h, 306
SMC_CONTROL_0	status_mask_pin_16_23_t, 255
inv_imu_regmap_le.h, 306	int_accel_drdy_pin_2_dis, 255
SMC_CONTROL_0_ACCEL_LP_CLK_RCOSC	int_ext_odr_drdy_pin_2_dis, 255
Defs, 39	int_on_demand_pin_2_dis, 256
smc_control_0_accel_lp_clk_sel_t	resv_1, 256
Defs, 39	resv_2, 256
SMC_CONTROL_0_ACCEL_LP_CLK_WUOSC	resv_3, 256
Defs, 39	STATUS_MASK_PIN_8_15
smc_control_0_t, 251	inv_imu_regmap_le.h, 306
accel_lp_clk_sel, 251	status_mask_pin_8_15_t, 256
resv_1, 251	int_accel_drdy_pin_1_dis, 257
town dia OEO	
temp_dis, 252	int_ext_odr_drdy_pin_1_dis, 257
tmst_en, 252	int_ext_odr_drdy_pin_1_dis, 257 int_on_demand_pin_1_dis, 257
tmst_en, 252 tmst_force_aux_fine_en, 252	int_ext_odr_drdy_pin_1_dis, 257 int_on_demand_pin_1_dis, 257 resv_1, 257
tmst_en, 252	int_ext_odr_drdy_pin_1_dis, 257 int_on_demand_pin_1_dis, 257

STC_CONFIG	TAP_TMAX_400HZ
inv_imu_regmap_le.h, 306	Defs, 27
stc_config_t, 257	TAP_TMAX_800HZ
resv_1, 258	Defs, 27
resv_2, 258	tap_tmin
stc_sensor_sel, 258	inv_imu_edmp_apex_parameters_t, 194
stc_patch_params_t	TAP_TMIN_400HZ
Defs, 40	Defs, 27
STC_RESULTS_ACCEL_SC_MASK	TAP_TMIN_800HZ
Defs, 25	Defs, 27
STC_RESULTS_ACCEL_X_MASK	temp baseline
Defs, 26	inv_imu_adv_var_t, 186
STC_RESULTS_ACCEL_Y_MASK	temp_baseline_found
Defs, 26	inv_imu_adv_var_t, 186
STC_RESULTS_ACCEL_Z_MASK	temp_data
Defs, 26	inv_imu_fifo_data_t, 204
STC_RESULTS_GYRO_SC_MASK	inv_imu_sensor_data_t, 212
Defs, 26	TEMP_DATA0_AUX1
STC_RESULTS_GYRO_X_MASK	inv_imu_regmap_le.h, 307
Defs, 26	TEMP_DATA0_AUX2
STC_RESULTS_GYRO_Y_MASK	inv_imu_regmap_le.h, 307
Defs, 26	TEMP_DATA0_UI
STC_RESULTS_GYRO_Z_MASK	inv_imu_regmap_le.h, 307
Defs, 26	TEMP_DATA1_AUX1
STC_RESULTS_ST_STATUS_MASK	inv_imu_regmap_le.h, 307
Defs, 26	TEMP_DATA1_AUX2
stc_sensor_sel	inv_imu_regmap_le.h, 307
stc_config_t, 258	TEMP_DATA1_UI
step_cadence	inv_imu_regmap_le.h, 307
inv_imu_edmp_pedometer_data_t, 198	TEMP_DATA_SIZE
step_cnt	Defs, 27
inv_imu_edmp_pedometer_data_t, 198	temp_dis
step_count_edmp_wptr	smc_control_0_t, 252
apex_buffer_mgmt_t, 98	
step_count_host_rptr	temperature
	inv_imu_sensor_event_t, 214
apex_buffer_mgmt_t, 98 SW PLL1 TRIM	testopenable
	reg_host_msg_t, 245
inv_imu_regmap_le.h, 306	tilt_en
sw_pll1_trim	edmp_apex_en0_t, 103
sw_pll1_trim_t, 258	tilt_wait_time
sw_pll1_trim_t, 258	inv_imu_edmp_apex_parameters_t, 194
sw_pll1_trim, 258	timestamp
ton on	inv_imu_fifo_data_t, 204
tap_en	timestamp_bit
edmp_apex_en0_t, 103	fifo_header_t, 119
tap_max_peak_tol	timestamp_fsync
inv_imu_edmp_apex_parameters_t, 193	inv_imu_sensor_event_t, 214
tap_min_jerk	tmst_delta_en
inv_imu_edmp_apex_parameters_t, 194	tmst_wom_config_t, 259
tap_smudge_reject_th	tmst_en
inv_imu_edmp_apex_parameters_t, 194	smc_control_0_t, 252
TAP_SMUDGE_REJECT_THR_400HZ	tmst_force_aux_fine_en
Defs, 27	smc_control_0_t, 252
TAP_SMUDGE_REJECT_THR_800HZ	tmst_fsync_en
Defs, 27	inv_imu_adv_fifo_config_t, 184
tap_tavg	smc_control_0_t, 252
inv_imu_edmp_apex_parameters_t, 194	TMST FSYNCH
tap_tmax	inv_imu_regmap_le.h, 307
inv_imu_edmp_apex_parameters_t, 194	

TMST FSYNCH AUX1	inv imu write reg t, 90
inv_imu_regmap_le.h, 307	inv_imu_write_sram, 92
TMST_FSYNCH_AUX2	UI_I2C, 89
inv_imu_regmap_le.h, 308	UI_SPI3, 89
TMST_FSYNCL	UI_SPI4, 89
inv_imu_regmap_le.h, 308	transport
TMST_FSYNCL_AUX1	inv_imu_device_t, 188
inv_imu_regmap_le.h, 308	twentybits_bit
TMST_FSYNCL_AUX2	fifo_header_t, 119
inv_imu_regmap_le.h, 308	
tmst_resol	UI_I2C
tmst_wom_config_t, 259	Transport, 89
TMST_WOM_CONFIG	UI_SPI3
inv_imu_regmap_le.h, 308	Transport, 89
tmst_wom_config_t, 259	UI_SPI4
resv_1, 259	Transport, 89
tmst_delta_en, 259	unused1
tmst_resol, 259	fifo_header2_t, 116
wom_en, 259	unused2
wom_int_dur, 260	fifo_header2_t, 117
wom_int_mode, 260	unused3
wom_mode, 260	fifo_header2_t, 117
TMST_WOM_CONFIG_TMST_RESOL_16_US	
Defs, 40	valid_samples_a
TMST_WOM_CONFIG_TMST_RESOL_1_US	fifo_comp_decode_t, 107
Defs, 40	valid_samples_g
tmst_wom_config_tmst_resol_t	fifo_comp_decode_t, 107
Defs, 40	virtual_access_aux1_en
TMST_WOM_CONFIG_WOM_INT_DUR_1_SMPL	intf_config0_t, 175
Defs, 40	virtual_access_aux2_en
TMST_WOM_CONFIG_WOM_INT_DUR_2_SMPL	drive_config0_t, 100
Defs, 40	WHO AM I
TMST_WOM_CONFIG_WOM_INT_DUR_3_SMPL	inv_imu_regmap_le.h, 308
Defs, 40	who_am_i
TMST_WOM_CONFIG_WOM_INT_DUR_4_SMPL	who_am_i_t, 260
Defs, 40	who_am_i_t, 260
tmst_wom_config_wom_int_dur_t	who_am_i, 260
Defs, 40	wom en
TMST_WOM_CONFIG_WOM_INT_MODE_ANDED	tmst_wom_config_t, 259
Defs, 41	wom_int_dur
TMST_WOM_CONFIG_WOM_INT_MODE_ORED	tmst_wom_config_t, 260
Defs, 41	wom_int_mode
tmst_wom_config_wom_int_mode_t	tmst_wom_config_t, 260
Defs, 41	wom_mode
TMST_WOM_CONFIG_WOM_MODE_CMP_INIT	tmst_wom_config_t, 260
Defs, 41	wom_x_th
TMST_WOM_CONFIG_WOM_MODE_CMP_PREV	accel_wom_x_thr_t, 96
Defs, 41	wom_y_th
tmst_wom_config_wom_mode_t	accel_wom_y_thr_t, 96
Defs, 41	wom_z_th
tot_sample	accel_wom_z_thr_t, 97
fifo_comp_header_t, 109	write_reg
Transport, 88	inv_imu_transport_t, 216
inv_imu_read_reg, 91	
inv_imu_read_reg_t, 90	
inv_imu_read_sram, 91	
inv_imu_serif_type_t, 90	
inv imu write reg. 92	