# Xcelium Tutorial

September 2019 Updated in October 2024



**M<sup>C</sup>Cormick** 

Northwestern Engineering

## **Xcelium Tutorial**

Before going to next steps, please note that those lines that start with "#" are explanation, lines that follow with "\$" are commands and you need to copy and then paste in your terminal and press enter.

#### 0. Log in Wilkinson Lab

This tutorial should be run on a Wilkinson lab machine. For remote access, we recommend using the FastX remote desktop through a browser. Please refer to the instructions at <a href="http://it.eecs.northwestern.edu/info/2020/09/14/info-labs-fastx.html">http://it.eecs.northwestern.edu/info/2020/09/14/info-labs-fastx.html</a>.

You may also log in through other methods that support graphical applications.

#### 1. RTL simulation

#### In this part, you only need the verilog code (RTL) "alu conv.v" and its testbench "alu conv test.v"

1) # Create a directory for the assignment. In this tutorial we call that directory Lab1.

Go into the directory "Lab1" and copy all Verilog files (in this case alu\_conv.v and alu\_conv\_test.v) from the class folder located at /vol/ece303/genus\_tutorial into Lab1.

\$ cd./Lab1

\$ cp /vol/ece303/genus tutorial/alu conv.v.

\$ cp/vol/ece303/genus tutorial/alu conv test.v.

Lab1 folder should contain: alu conv.v , alu conv test.v. You could type "ls" to see files in the directory.


2) # Enter the following commands to source the cadence environment

\$ source /vol/ece303/genus tutorial/cadence.env

### [qcb2982@ras ~/Lab1]\$ source /vol/ece303/genus\_tutorial/cadence.env


3) # Type the following command to run the cadence tool. In this case you will see a new open window like this:

\$ xrun -64bit -gui -access r alu conv.v alu conv test.v




Important: the terminal should show no error, or the new window will not pop-up.

4) # In this window you can select the signal you want to send to the Waveform Window (right click a signal -> Send to Waveform Window)



5) # In the Waveform SimVison window you can simulate your design. Simulation->Run. Note: You need to use zoom in/out function to pick the expected observation time period.



Important: if you see error bellow, click "Reset the simulation back to time 0". Then run simulation again.

```
Simulation complete via $finish(1) at time 290 NS + 0
./alu_conv_test.v:233 #20 $finish;\r
xcelium> run
xmsim: *E_RNFNSH: Cannot continue simulation due to a previous $finish.
xcelium>
```

6) # Verify the result of RTL code

Based on the observation, you can confirm whether the function is correct of your RTL code.

Right click column of Cursor to change value from Hex to Decimal or Binary, so that you can check whether the result is correct.

