

Problem 1:**Module:**

```
`timescale 1ps/1ps
```

```
module p1(A0,A1,EN,Y0,Y1,Y2,Y3);  
    input A0,A1,EN;  
    output Y0,Y1,Y2,Y3;  
  
    assign Y0 = ~A0&~A1&EN;  
    assign Y1 = A0&~A1&EN;  
    assign Y2 = ~A0&A1&EN;  
    assign Y3 = A0&A1&EN;  
endmodule
```

Test bench:

```
`timescale 1ps/1ps
```

```
module p1_tb;  
    reg A0,A1,EN;  
    wire Y0,Y1,Y2,Y3;  
  
    p1 test(A0,A1,EN,Y0,Y1,Y2,Y3);  
  
    always  
    begin  
        $dumpfile("p1.vcd");  
        $dumpvars(0,p1_tb);  
  
        A0 = 0;  
        A1 = 0;  
        EN = 0;  
        #10  
        A0 = 0;  
        A1 = 0;  
        EN = 1;  
        #10  
        A0 = 0;  
        A1 = 1;  
        EN = 0;  
        #10  
        A0 = 0;  
        A1 = 1;
```

```

EN = 1;
#10
A0 = 1;
A1 = 0;
EN = 0;
#10
A0 = 1;
A1 = 0;
EN = 1;
#10
A0 = 1;
A1 = 1;
EN = 0;
#10
A0 = 1;
A1 = 1;
EN = 1;
#10
$finish;
end
endmodule

```




Fig 1: Problem 1 showing all possible inputs/outputs

Problem 2:**Module:**

```
`timescale 1ps/1ps
```

```
module p2(A,B,CIN,S,COUT);  
    input A,B,CIN;  
    output S,COUT;  
  
    assign S = (A^B)^CIN;  
    assign COUT = (A&CIN)|(B&CIN)|(A&B);  
endmodule
```

Test bench:

```
`timescale 1ps/1ps
```

```
module p2_tb;  
    reg C0,A0,B0,A1,B1,A2,B2,A3,B3;  
    wire S0,C1,S1,C2,S2,C3,S3,C4;  
  
    p2 ADD0(A0,B0,C0,S0,C1);  
    p2 ADD1(A1,B1,C1,S1,C2);  
    p2 ADD2(A2,B2,C2,S2,C3);  
    p2 ADD3(A3,B3,C3,S3,C4);  
  
    always  
    begin  
        $dumpfile("p2.vcd");  
        $dumpvars(0,p2_tb);  
  
        A0 = 0;  
        A1 = 1;  
        A2 = 0;  
        A3 = 1;  
  
        B0 = 1;  
        B1 = 1;  
        B2 = 0;  
        B3 = 1;  
  
        C0 = 0;  
        #10  
        A0 = 0;
```

```
A1 = 1;  
A2 = 0;  
A3 = 1;
```

```
B0 = 1;  
B1 = 1;  
B2 = 0;  
B3 = 1;
```

```
C0 = 1;  
#10  
A0 = 0;  
A1 = 1;  
A2 = 0;  
A3 = 1;
```

```
B0 = 1;  
B1 = 1;  
B2 = 0;  
B3 = 0;
```

```
C0 = 1;  
#10  
A0 = 0;  
A1 = 0;  
A2 = 0;  
A3 = 1;
```

```
B0 = 1;  
B1 = 1;  
B2 = 0;  
B3 = 0;
```

```
C0 = 1;  
#10  
$finish;
```

```
end  
endmodule
```




Figure 2: Problem 2 showing 4 possible inputs/outputs

CE 303 HW#3

P3: To get from inputs A_0, B_0, C_0 to S_3 we use 2 XOR per
 a) adder, meaning ~~2x4x3~~ $2 \times 4 \times 3 = 24$ time units

To get from inputs A_0, B_0, C_0 to C_4 we use 2 XOR per
 adder for the first 3 adders & then 1 AND & 1 OR,
 meaning $2 \times 3 \times 3 + 2 = 20$ time units

b) Given - Sum delay is 2 times Carry delay:

↳ worst case goes through 20 FA, 13 carries & 7 sums

↳ $D_s = 2, D_c = 1 \rightarrow 13 \times 7 \times 2 = 27$


Given Carry delay is 2 times Sum delay:

↳ worst case goes through 20 FA, 14 carries & 6 sums

↳ $D_s = 1, D_c = 2 \rightarrow 14 \times 2 + 6 = 34$

↳ I would favor having faster carries

P4:



The ~~critical~~ critical path involves 3 dot products, ~~and~~ at each dot product the critical path goes through 1 AND gate and 1 OR gate and at the beginning G_0 & P_0 are created ~~from~~ by a single gate each in parallel $\rightarrow 3 \times 2 + 1 = 7$ gates

↳ Critical Path: ~~AB = G0~~ ~~AB = G0~~ ~~AB = G0~~ ~~AB = G0~~ ~~AB = G0~~ ~~AB = G0~~ ~~AB = G0~~ ~~AB = G0~~

$$\begin{array}{ccccccc}
 \text{1st gate} & \text{2nd gate} & \text{3rd gate} & \text{4th gate} & \text{5th gate} & \text{6th gate} & \text{7th gate} \\
 A_0 B_0 = G_0 & \rightarrow P_0 G_0 + G_0 = G_1 & \rightarrow P_1 G_1 + G_1 = G_2 & \rightarrow P_2 G_2 + G_2 = G_3 & \rightarrow P_3 G_3 + G_3 = G_4 & \rightarrow P_4 G_4 + G_4 = G_5 & \rightarrow P_5 G_5 + G_5 = G_6 \\
 \text{0:1} & \text{0:2} & \text{0:3} & \text{0:4} & \text{0:5} & \text{0:6} & \text{0:7}
 \end{array}$$

$$\begin{array}{ccccccc}
 G_0 & \rightarrow & P_0 G_0 + G_0 & = & G_1 & \rightarrow & P_1 G_1 + G_1 = G_2 \\
 \text{0:1} & & \text{0:2} & & \text{0:3} & & \text{0:4} \\
 \text{6th gate} & & \text{7th gate} & & \text{7th gate} & & \text{7th gate}
 \end{array}$$

Problem 5

Module:

```
`timescale 1ps/1ps
```

```
module p5(  
    input [2:0] a,  
    input [2:0] b,  
    output [5:0] f  
);  
  
    wire [2:0] s1;  
    wire [2:0] s2;  
    wire [3:0] p1;  
  
    wire [2:0] s3;  
    wire [3:0] p2;  
  
    assign s1 = {a[2]&b[0], a[1]&b[0], a[0]&b[0]};  
    assign s2 = {a[2]&b[1], a[1]&b[1], a[0]&b[1]};  
    assign p1 = s2+s1[2:1];  
  
    assign s3 = {a[2]&b[2], a[1]&b[2], a[0]&b[2]};  
    assign p2 = s3+p1[3:1];  
  
    assign f = {p2,p1[0],s1[0]};  
  
endmodule
```

Test bench:

```
`timescale 1ps/1ps
```

```
module p5_tb;  
    reg [2:0] a;  
    reg [2:0] b;  
    wire [5:0] f;  
  
    p5 mult(a,b,f);  
  
    initial begin  
        $dumpfile("p5.vcd");  
        $dumpvars(0,p5_tb);  
    end  
endmodule
```



```

a = 0;
b = 0;
repeat(8) begin
    repeat(7) begin
        #10
        b = b+1;
    end
    #10
    a = a+1;
    b = 0;
end
end
endmodule

```




Figure 3: Problem 5 view 1

