

M16C/65 Group RENESAS MCU

R01DS0031EJ0210 Rev.2.10 Jul 31, 2012

#### 1. Overview

#### 1.1 Features

The M16C/65 Group microcomputer (MCU) incorporates the M16C/60 Series CPU core and flash memory, employing sophisticated instructions for a high level of efficiency. This MCU has 1 MB of address space (expandable to 4 MB), and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

This MCU consumes low power, and supports operating modes that allow additional power control. The MCU also uses an anti-noise configuration to reduce emissions of electromagnetic noise and is designed to withstand electromagnetic interference (EMI). By integrating many of the peripheral functions, including the multifunction timer and serial interface, the number of system components has been reduced.

# 1.1.1 Applications

This MCU can be used in audio components, cameras, televisions, household appliances, office equipment, communication devices, mobile devices, industrial equipment, and other applications.

# 1.2 Specifications

The M16C/65 Group includes 128-pin and 100-pin packages. Table 1.1 to Table 1.4 list specifications.

Table 1.1 Specifications for the 128-Pin Package (1/2)

Item	Function	Description		
CPU	Central processing unit	M16C/60 Series core  (multiplier: 16 bit × 16 bit → 32 bit, multiply and accumulate instruction: 16 bit × 16 bit + 32 bit → 32 bit)  • Number of basic instructions: 91  • Minimum instruction execution time: 31.25 ns (f(BCLK) = 32 MHz, VCC1 = VCC2 = 2.7 to 5.5 V)  • Operating modes: Single-chip, memory expansion, and microprocessor		
Memory	ROM, RAM, data flash	See Table 1.5 "Product List (1/2)" and Table 1.6 "Product List (2/2)".		
Voltage Detection	Voltage detector	Power-on reset  3 voltage detection points (detection level of voltage detection 0 and 1 selectable)		
Clock	Clock generator	<ul> <li>5 circuits: Main clock, sub clock, low-speed on-chip oscillator (125 kHz), high-speed on-chip oscillator (40 MHz ±10%), PLL frequency synthesizer</li> <li>Oscillation stop detection: Main clock oscillation stop/restart detection function</li> <li>Frequency divider circuit: Divide ratio selectable from 1, 2, 4, 8, and 16</li> <li>Power saving features: Wait mode, stop mode</li> <li>Real-time clock</li> </ul>		
External Bus Expansion	Bus memory expansion	<ul> <li>Address space: 1 MB</li> <li>External bus interface: 0 to 8 waits inserted, 4 chip select outputs, memory area expansion function (expandable to 4 MB), 3 V and 5 V interfaces</li> <li>Bus format: Separate bus or multiplexed bus selectable, data bus width selectable (8 or 16 bits), number of address buses selectable (12, 16, or 20)</li> </ul>		
I/O Ports	Programmable I/O ports	CMOS I/O ports: 111 (selectable pull-up resistors)     N-channel open drain ports: 3		
Interrupts		<ul> <li>Interrupt vectors: 70</li> <li>External interrupt inputs: 13 (NMI, INT x 8, key input x 4)</li> <li>Interrupt priority levels: 7</li> </ul>		
Watchdog Tin	ner	15-bit timer x 1 (with prescaler) Automatic reset start function selectable		
DMA	DMAC	<ul> <li>4 channels, cycle steal mode</li> <li>Trigger sources: 43</li> <li>Transfer modes: 2 (single transfer, repeat transfer)</li> </ul>		

Table 1.2 Specifications for the 128-Pin Package (2/2)

Item	Function	Description			
	Timer A	16-bit timer x 5 Timer mode, event counter mode, one-shot timer mode, pulse width modulation (PWM) mode Event counter two-phase pulse signal processing (two-phase encoder input) x 3 Programmable output mode x 3			
	Timer B	16-bit timer x 6 Timer mode, event counter mode, pulse period measurement mode, pulse width measurement mode			
Timers	Three-phase motor control timer functions	<ul><li>Three-phase inverter control (timer A1, timer A2, timer A4, timer B2)</li><li>On-chip dead time timer</li></ul>			
	Real-time clock	Count: seconds, minutes, hours, days of the week			
	PWM function	8 bits × 2			
	Remote control signal receiver	<ul> <li>2 circuits</li> <li>4 wave pattern matchings (differentiate wave pattern for headers, data 0, data 1, and special data)</li> <li>6-byte receive buffer (1 circuit only)</li> <li>Operating frequency of 32 kHz</li> </ul>			
Serial Interface	UART0 to UART2, UART5 to UART7	Clock synchronous/asynchronous × 6 channels I <sup>2</sup> C-bus, IEBus, special mode 2 SIM (UART2)			
	SI/O3, SI/O4	Clock synchronization only x 2 channels			
Multi-master I	<sup>2</sup> C-bus Interface	1 channel			
CEC Function	ns (2)	CEC transmit/receive, arbitration lost detection, ACK automatic output, operation frequency of 32 kHz			
A/D Converte	r	10-bit resolution × 26 channels, including sample and hold function Conversion time: 1.72 μs			
D/A Converte	r	8-bit resolution × 2 circuits			
CRC Calculat	tor	CRC-CCITT $(X^{16} + X^{12} + X^5 + 1)$ , CRC-16 $(X^{16} + X^{15} + X^2 + 1)$ compliant			
Flash Memor	у	<ul> <li>Program and erase power supply voltage: 2.7 to 5.5 V</li> <li>Program and erase cycles: 1,000 times (program ROM 1, program ROM 2), 10,000 times (data flash)</li> <li>Program security: ROM code protect, ID code check</li> </ul>			
Debug Functi	ons	On-chip debug, on-board flash rewrite, address match interrupt x 4			
Operation Fre	equency/Supply Voltage	32 MHz/VCC1 = 2.7 to 5.5 V, VCC2 = 2.7 V to VCC1			
Current Cons	umption	Described in Electrical Characteristics			
Operating Ter	mperature	-20°C to 85°C, -40°C to 85°C (1)			
Package		128-pin LQFP: PLQP0128KB-A (Previous package code: 128P6Q-A)			

## Notes:

- 1. See Table 1.5 "Product List (1/2)" and Table 1.6 "Product List (2/2)" for the operating temperature.
- 2. The CEC function indicates circuitry which supports the transmission and reception of CEC signals standardized by the High-Definition Multimedia Interface (HDMI). HDMI and High-Definition Multimedia Interface are registered trademarks of HDMI Licensing, LLC.

Table 1.3 Specifications for the 100-Pin Package (1/2)

Item	Function	Description
CPU	Central processing unit	M16C/60 Series core  (multiplier: 16 bit × 16 bit → 32 bit, multiply and accumulate instruction: 16 bit × 16 bit + 32 bit → 32 bit)  • Number of basic instructions: 91  • Minimum instruction execution time:  31.25 ns (f(BCLK) = 32 MHz, VCC1 = VCC2 = 2.7 to 5.5 V)  • Operating modes: Single-chip, memory expansion, and microprocessor
Memory	ROM, RAM, data flash	See Table 1.5 "Product List (1/2)" and Table 1.6 "Product List (2/2)".
Voltage Detection	Voltage detector	<ul> <li>Power-on reset</li> <li>3 voltage detection points (detection level of voltage detection 0 and 1 selectable)</li> </ul>
Clock	Clock generator	<ul> <li>5 circuits: Main clock, sub clock, low-speed on-chip oscillator (125 kHz), high-speed on-chip oscillator (40 MHz ±10%), PLL frequency synthesizer</li> <li>Oscillation stop detection: Main clock oscillation stop/restart detection function</li> <li>Frequency divider circuit: Divide ratio selectable from 1, 2, 4, 8, and 16</li> <li>Power saving features: Wait mode, stop mode</li> <li>Real-time clock</li> </ul>
External Bus Expansion	Bus memory expansion	<ul> <li>Address space: 1 MB</li> <li>External bus interface: 0 to 8 waits inserted, 4 chip select outputs, memory area expansion function (expandable to 4 MB), 3 V and 5 V interfaces</li> <li>Bus format: Separate bus or multiplexed bus selectable, data bus width selectable (8 or 16 bits), number of address buses selectable (12, 16, or 20)</li> </ul>
I/O Ports	Programmable I/O ports	CMOS I/O ports: 85 (selectable pull-up resistors)     N-channel open drain ports: 3
Interrupts		<ul> <li>Interrupt vectors: 70</li> <li>External interrupt inputs: 13 (NMI, INT x 8, key input x 4)</li> <li>Interrupt priority levels: 7</li> </ul>
Watchdog Timer		15-bit timer x 1 (with prescaler) Automatic reset start function selectable
DMA	DMAC	<ul> <li>4 channels, cycle steal mode</li> <li>Trigger sources: 43</li> <li>Transfer modes: 2 (single transfer, repeat transfer)</li> </ul>

Table 1.4 Specifications for the 100-Pin Package (2/2)

Item	Function	Description			
	Timer A	16-bit timer x 5 Timer mode, event counter mode, one-shot timer mode, pulse width modulation (PWM) mode Event counter two-phase pulse signal processing (two-phase encoder input) x 3 Programmable output mode x 3			
	Timer B	16-bit timer x 6 Timer mode, event counter mode, pulse period measurement mode, pulse width measurement mode			
Timers	Three-phase motor control timer functions	<ul><li>Three-phase inverter control (timer A1, timer A2, timer A4, timer B2)</li><li>On-chip dead time timer</li></ul>			
	Real-time clock	Count: seconds, minutes, hours, days of the week			
	PWM function	8 bits × 2			
	Remote control signal receiver	<ul> <li>2 circuits</li> <li>4 wave pattern matchings (differentiate wave pattern for headers, data 0, data 1, and special data)</li> <li>6-byte receive buffer (1 circuit only)</li> <li>Operating frequency of 32 kHz</li> </ul>			
Serial Interface	UART0 to UART2, UART5 to UART7	Clock synchronous/asynchronous × 6 channels I <sup>2</sup> C-bus, IEBus, special mode 2 SIM (UART2)			
	SI/O3, SI/O4	Clock synchronization only × 2 channels			
Multi-master	I <sup>2</sup> C-bus Interface	1 channel			
CEC Functio	ns <sup>(2)</sup>	CEC transmit/receive, arbitration lost detection, ACK automatic output, operation frequency of 32 kHz			
A/D Converte	er	10-bit resolution × 26 channels, including sample and hold function Conversion time: 1.72 μs			
D/A Converte	er	8-bit resolution × 2 circuits			
CRC Calcula	ator	CRC-CCITT $(X^{16} + X^{12} + X^5 + 1)$ , CRC-16 $(X^{16} + X^{15} + X^2 + 1)$ compliant			
Flash Memo	ry	<ul> <li>Program and erase power supply voltage: 2.7 to 5.5 V</li> <li>Program and erase cycles: 1,000 times (program ROM 1, program ROM 2), 10,000 times (data flash)</li> <li>Program security: ROM code protect, ID code check</li> </ul>			
Debug Funct	tions	On-chip debug, on-board flash rewrite, address match interrupt x 4			
Operation Fr	equency/Supply Voltage	25 MHz/VCC1 = 2.7 to 5.5 V, VCC2 = 2.7 V to VCC1 32 MHz/VCC1 = 2.7 to 5.5 V, VCC2 = 2.7 V to VCC1			
Current Cons	sumption	Described in Electrical Characteristics			
Operating Te	emperature	-20°C to 85°C, -40°C to 85°C (1)			
Package		100-pin QFP: PRQP0100JD-B (Previous package code: 100P6F-A) 100-pin LQFP: PLQP0100KB-A (Previous package code: 100P6Q-A)			

# Notes:

- 1. See Table 1.5 "Product List (1/2)" and Table 1.6 "Product List (2/2)" for the operating temperature.
- 2. The CEC function indicates circuitry which supports the transmission and reception of CEC signals standardized by the High-Definition Multimedia Interface (HDMI). HDMI and High-Definition Multimedia Interface are registered trademarks of HDMI Licensing, LLC.

# 1.3 Product List

Table 1.5 and Table 1.6 list product information. Figure 1.1 shows the Part No., with Memory Size and Package, and Figure 1.2 shows the Marking Diagram (Top View).

Table 1.5 Product List (1/2)

As of July 2012

	F	ROM Capacit	у	RAM			
Part No.	Program ROM 1	Program ROM 2	Data flash	Capacity	Package Code	Remarks	
R5F36506NFA					PRQP0100JD-B	Operating	
R5F36506NFB	128 KB	16 KB	4 KB	12 KB	PLQP0100KB-A	temperature -20°C to 85°C	
R5F36506DFA	120 ND	10 KB	× 2 blocks	12 ND	PRQP0100JD-B	Operating	
R5F36506DFB					PLQP0100KB-A	temperature -40°C to 85°C	
R5F3651ENFC					PLQP0128KB-A	Operating	
R5F3650ENFA					PRQP0100JD-B	temperature	
R5F3650ENFB	256 KB	16 KB	4 KB	20 KB	PLQP0100KB-A	-20°C to 85°C	
R5F3651EDFC	200 ND	10 KD	× 2 blocks	20 ND	PLQP0128KB-A	Operating	
R5F3650EDFA	1				PRQP0100JD-B	temperature	
R5F3650EDFB					PLQP0100KB-A	-40°C to 85°C	
R5F3651KNFC					PLQP0128KB-A	Operating	
R5F3650KNFA			4 KB × 2 blocks	31 KB	PRQP0100JD-B	temperature -20°C to 85°C	
R5F3650KNFB	004 KD	40 KD			PLQP0100KB-A		
R5F3651KDFC	384 KB	16 KB			PLQP0128KB-A	Operating temperature -40°C to 85°C	
R5F3650KDFA					PRQP0100JD-B		
R5F3650KDFB					PLQP0100KB-A		
R5F3651MNFC			4 KB	31 KB	PLQP0128KB-A	Operating temperature -20°C to 85°C Operating temperature -40°C to 85°C	
R5F3650MNFA					PRQP0100JD-B		
R5F3650MNFB	540 KD	40.175			PLQP0100KB-A		
R5F3651MDFC	512 KB	16 KB	× 2 blocks		PLQP0128KB-A		
R5F3650MDFA					PRQP0100JD-B		
R5F3650MDFB					PLQP0100KB-A		
R5F3651NNFC					PLQP0128KB-A	Operating	
R5F3650NNFA	1				PRQP0100JD-B	temperature	
R5F3650NNFB	540 KD	40.40	4 KB × 2	47 1/0	PLQP0100KB-A	-20°C to 85°C	
R5F3651NDFC	512 KB	16 KB	blocks	47 KB	PLQP0128KB-A	Operating	
R5F3650NDFA	1				PRQP0100JD-B	temperature	
R5F3650NDFB	1				PLQP0100KB-A	-40°C to 85°C	
R5F3651RNFC					PLQP0128KB-A	Operating	
R5F3650RNFA	640 KB				PRQP0100JD-B	temperature -20°C to 85°C	
R5F3650RNFB		40.45	4 KB	47.175	PLQP0100KB-A		
R5F3651RDFC		16 KB	× 2 blocks	47 KB	PLQP0128KB-A		
R5F3650RDFA	1				PRQP0100JD-B	temperature	
R5F3650RDFB					PLQP0100KB-A	-40°C to 85°C	

(D): Under development

(P): Planning

Previous package codes are as follows:

PLQP0128KB-A: 128P6Q-A PRQP0100JD-B: 100P6F-A PLQP0100KB-A: 100P6Q-A

Product List (2/2) Table 1.6

As of July 2012

	R	OM Capacity	у	RAM		
Part No.	Program ROM 1	Program ROM 2	Data flash	Capacity	Package Code	Remarks
R5F3651TNFC					PLQP0128KB-A	Operating
R5F3650TNFA		16 KB	B 4 KB × 2 blocks	47 KB	PRQP0100JD-B	-20°C to 85°C
R5F3650TNFB	768 KB				PLQP0100KB-A	
R5F3651TDFC	700 KB	10 KB		47 ND	PLQP0128KB-A	
R5F3650TDFA					PRQP0100JD-B	
R5F3650TDFB					PLQP0100KB-A	-40°C to 85°C

(D): Under development (P): Planning

Previous package codes are as follows: PLQP0128KB-A: 128P6Q-A

PRQP0100JD-B: 100P6F-A PLQP0100KB-A: 100P6Q-A




Figure 1.1 Part No., with Memory Size and Package




Figure 1.2 Marking Diagram (Top View)

# 1.4 Block Diagram

Figure 1.3 to Figure 1.4 show block diagrams.




Figure 1.3 Block Diagram for the 128-Pin Package




Figure 1.4 Block Diagram for the 100-Pin Package

#### 1.5 Pin Assignments

Figure 1.5 to Figure 1.7 show pin assignments. Table 1.7 to Table 1.11 list pin names.




Figure 1.5 Pin Assignment for the 128-Pin Package

Table 1.7 Pin Names for the 128-Pin Package (1/3)

			I/O Pin for Peripheral Function					
Pin No.	Control Pin	Port	Interrupt	Timer	Serial interface	A/D converter, D/A converter	Bus Control Pin	
1	VREF							
2	AVCC							
3		P9_7			SIN4	ADTRG		
4		P9_6			SOUT4	ANEX1		
5		P9_5			CLK4	ANEX0		
6		P9_4		TB4IN/PWM1		DA1		
7		P9_3		TB3IN/PWM0		DA0		
8		P9_2		TB2IN/PMC0	SOUT3			
9		P9_1		TB1IN/PMC1	SIN3			
10		P9_0		TB0IN	CLK3			
11		P14_1						
12		P14_0						
13	BYTE							
14	CNVSS							
15	XCIN	P8_7						
16	XCOUT	P8_6						
17	RESET							
18	XOUT							
19	VSS							
20	XIN							
21	VCC1							
22		P8_5	NMI	SD	CEC			
23		P8_4	ĪNT2	ZP				
24		P8_3	ĪNT1					
25		P8_2	INT0					
26		P8_1		TA4IN/U	CTS5/RTS5			
27		P8_0		TA4OUT/U	RXD5/SCL5			
28		P7_7		TA3IN	CLK5			
29		P7_6		TA3OUT	TXD5/SDA5			
30		P7_5		TA2IN/W				
31		P7_4		TA2OUT/W				
32		P7_3		TA1IN/V	CTS2/RTS2			
33		P7_2		TA1OUT/V	CLK2			
34		P7_1		TA0IN/TB5IN	RXD2/SCL2/SCLMM			
35		P7_0		TA0OUT	TXD2/SDA2/SDAMM			
36		P6_7			TXD1/SDA1			
37	VCC1							
38		P6_6			RXD1/SCL1			
39	VSS							
40		P6_5			CLK1			
41		P6_4			CTS1/RTS1/CTS0/CLKS1			
42		P6_3			TXD0/SDA0			
43		P6_2			RXD0/SCL0			
44		P6_1			CLK0			
45		P6_0		RTCOUT	CTS0/RTS0			
46		P13_7						
47		P13_6						
48		P13_5						
49		P13_4						
50	CLKOUT	P5_7					RDY	

Table 1.8 Pin Names for the 128-Pin Package (2/3)

	Control			I/O F			
Pin No.	Control Pin	Port	Interrupt	Timer	Serial interface	A/D converter, D/A converter	Bus Control Pin
51		P5_6					ALE
52		P5_5					HOLD
53		P5_4					HLDA
54		P13_3					
55		P13_2					
56		P13_1					
57		P13_0					
58		P5_3					BCLK
59		P5_2					RD
60		P5_1					WRH/BHE
61		P5_0					WRL/WR
62		P12_7					
63		P12_6					
64		P12_5					
65		P4_7		PWM1	TXD7/SDA7		CS3
66		P4_6		PWM0	RXD7/SCL7		CS2
67		P4_5			CLK7		CS1
68		P4_4			CTS7/RTS7		CS0
69		P4_3					A19
70		P4_2					A18
71		P4_1					A17
72		P4_0					A16
73		P3_7					A15
74		P3_6					A14
75		P3_5					A13
76		P3_4					A12
77		P3_3					A11
78		P3_2					A10
79		P3_1					A9
80		P12_4					AU
81		P12_4					
82		P12_3					
83							
84		P12_1 P12_0					
85	VCC2	F 12_0					
86	VCCZ	D2 0					A 0 [A 0 /D 7]
	V/CC	P3_0					A8, [A8/D7]
87	VSS	D2 7				ANO 7	A7 [A7/D7] [A7/D0]
88		P2_7				AN2_7	A7, [A7/D7], [A7/D6]
89		P2_6	INITT			AN2_6	A6, [A6/D6], [A6/D5]
90		P2_5	INT7			AN2_5	A5, [A5/D5], [A5/D4]
91		P2_4	INT6			AN2_4	A4[A4/D4], [A4/D3]
92		P2_3				AN2_3	A3, [A3/D3], [A3/D2]
93		P2_2				AN2_2	A2, [A2/D2], [A2/D1]
94		P2_1				AN2_1	A1, [A1/D1], [A1/D0]
95		P2_0				AN2_0	A0, [A0/D0], A0
96		P1_7	INT5	IDU			D15
97		P1_6	INT4	IDW			D14
98		P1_5	INT3	IDV			D13
99		P1_4					D12
100		P1_3			TXD6/SDA6		D11

Table 1.9 Pin Names for the 128-Pin Package (3/3)

Pin	Control			I/O F				
No.	Pin	Port	Interrupt	Timer	Serial interface	A/D converter, D/A converter	Bus Control Pin	
101		P1_2			RXD6/SCL6		D10	
102		P1_1			CLK6		D9	
103		P1_0			CTS6/RTS6		D8	
104		P0_7				AN0_7	D7	
105		P0_6				AN0_6	D6	
106		P0_5				AN0_5	D5	
107		P0_4				AN0_4	D4	
108		P0_3				AN0_3	D3	
109		P0_2				AN0_2	D2	
110		P0_1				AN0_1	D1	
111		P0_0				AN0_0	D0	
112		P11_7						
113		P11_6						
114		P11_5						
115		P11_4						
116		P11_3						
117		P11_2						
118		P11_1						
119		P11_0						
120		P10_7	KI3			AN7		
121		P10_6	KI2			AN6		
122		P10_5	KI1			AN5		
123		P10_4	KI0			AN4		
124		P10_3				AN3		
125		P10_2				AN2		
126		P10_1				AN1		
127	AVSS							
128		P10_0				AN0		




Figure 1.6 Pin Assignment for the 100-Pin Package




Figure 1.7 Pin Assignment for the 100-Pin Package

Table 1.10 Pin Names for the 100-Pin Package (1/2)

Pin	Pin No.			Bus Control				
FA	FB	Control Pin		Interrupt	Timer	Serial interface	A/D converter, D/A converter	Pin
1	99		P9_6			SOUT4	ANEX1	
2	100		P9_5			CLK4	ANEX0	
3	1		P9_4		TB4IN/PWM1		DA1	
4	2		P9_3		TB3IN/PWM0		DA0	
5	3		P9_2		TB2IN/PMC0	SOUT3		
6	4		P9_1		TB1IN/PMC1	SIN3		
7	5		P9_0		TB0IN	CLK3		
8	6	BYTE						
9	7	CNVSS						
10	8	XCIN	P8_7					
11	9	XCOUT	P8_6					
12	10	RESET						
13	11	XOUT						
14	12	VSS						
15	13	XIN						
16	14	VCC1						
17	15		P8_5	NMI	SD	CEC		
18	16		P8_4	INT2	ZP			
19	17		P8_3	INT1				
20	18		P8_2	INT0				
21	19		P8_1		TA4IN/U	CTS5/RTS5		
22	20		P8_0		TA4OUT/U	RXD5/SCL5		
23	21		P7_7		TA3IN	CLK5		
24	22		P7_6		TA3OUT	TXD5/SDA5		
25	23		P7_5		TA2IN/W			
26	24		P7_4		TA2OUT/W			
27	25		P7_3		TA1IN/V	CTS2/RTS2		
28	26		P7_2		TA1OUT/V	CLK2		
29	27		P7_1		TA0IN/TB5IN	RXD2/SCL2/SCLMM		
30	28		P7_0		TA0OUT	TXD2/SDA2/SDAMM		
31	29		P6_7			TXD1/SDA1		
32	30		P6_6			RXD1/SCL1		
33	31		P6_5			CLK1		
34	32		P6_4			CTS1/RTS1/CTS0/ CLKS1		
35	33		P6_3			TXD0/SDA0		
36	34		P6_2			RXD0/SCL0		
37	35		P6_1			CLK0		
38	36		P6_0		RTCOUT	CTS0/RTS0		
39	37	CLKOUT	P5_7					RDY
40	38		P5_6					ALE
41	39		P5_5					HOLD
42	40		P5_4					HLDA
43	41		P5_3					BCLK
44	42		P5_2					RD
45	43		P5_1					WRH/BHE
46	44		P5_0					WRL/WR
47	45		P4_7		PWM1	TXD7/SDA7		CS3
48	46		P4_6		PWM0	RXD7/SCL7		CS2
49	47		P4_5			CLK7		CS1
50	48		P4_4			CTS7/RTS7		CS0

Table 1.11 Pin Names for the 100-Pin Package (2/2)

	in No.   Control   I/O Pin for Peripheral Function							
		Control	Port			•	A/D converter,	Bus Control Pin
FA	FB	Pin	1 011	Interrupt	Timer	Serial interface	D/A converter	Das Control i III
51	49		P4_3				2,7100.1101	A19
52	50		P4_2					A18
53	51		P4_1					A17
54	52		P4_0					A16
55	53		P3_7					A15
56	54		P3_6					A14
57	55		P3_5					A13
58	56		P3_4					A12
59	57		P3_3					A11
60	58		P3_2					A10
61								
	59	V/000	P3_1					A9
62	60	VCC2	D0 0					A O . FA O /D 71
63	61	1/00	P3_0					A8, [A8/D7]
64	62	VSS	DC =				ANO 7	A 7 [A 7 /D -1 [
65	63		P2_7				AN2_7	A7, [A7/D7], [A7/D6]
66	64		P2_6				AN2_6	A6, [A6/D6], [A6/D5]
67	65		P2_5	INT7			AN2_5	A5, [A5/D5], [A5/D4]
68	66		P2_4	INT6			AN2_4	A4, [A4/D4], [A4/D3]
69	67		P2_3				AN2_3	A3, [A3/D3], [A3/D2]
70	68		P2_2				AN2_2	A2, [A2/D2], [A2/D1]
71	69		P2_1				AN2_1	A1, [A1/D1], [A1/D0]
72	70		P2_0				AN2_0	A0, [A0/D0], A0
73	71		P1_7	INT5	IDU			D15
74	72		P1_6	INT4	IDW			D14
75	73		P1_5	INT3	IDV			D13
76	74		P1_4					D12
77	75		P1_3			TXD6/SDA6		D11
78	76		P1_2			RXD6/SCL6		D10
79	77		P1_1			CLK6		D9
80	78		P1_0			CTS6/RTS6		D8
81	79		P0_7				AN0_7	D7
82	80		P0_6				AN0_6	D6
83	81		P0_5				AN0_5	D5
	82		P0_4				AN0_4	D4
85	83		P0_3				AN0_3	D3
86	84		P0_2	1			AN0_2	D2
87	85		P0_1				AN0_1	D1
88	86		P0_0				AN0_0	D0
89	87		P10_7	KI3			AN7	
90	88		P10_7	KI2			AN6	
91	89		P10_6	KI1			AN5	
92	90		P10_5 P10_4	KI0			AN4	
93	90		P10_4 P10_3	IXIO			AN3	
93	91		P10_3 P10_2				AN2	
95	93	A\/CC	P10_1				AN1	
96	94	AVSS	D40 0				ANO	
97	95	\/D==	P10_0				AN0	
98	96	VREF						
99	97	AVCC	D0 =			100014	ADTD 6	
100	98		P9_7			SIN4	ADTRG	

# 1.6 Pin Functions

Table 1.12 Pin Functions for the 128-Pin Package (1/3)

Signal Name	Pin Name	I/O	Power Supply	Description
Power supply input	VCC1, VCC2, VSS	I	-	Apply 2.7 to 5.5 V to pins VCC1 and VCC2 (VCC1 $\geq$ VCC2), and 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	I	VCC1	This is the power supply for the A/D and D/A converters. Connect the AVCC pin to VCC1, and connect the AVSS pin to VSS.
Reset input	RESET	ı	VCC1	Driving this pin low resets the MCU.
CNVSS	CNVSS	I	VCC1	Input pin to switch processor modes. After a reset, to start operating in single-chip mode, connect the CNVSS pin to VSS via a resistor. To start operating in microprocessor mode, connect the pin to VCC1.
External data bus width select input	BYTE	I	VCC1	Input pin to select the data bus of the external area. The data bus is 16 bits when it is low and 8 bits when it is high. This pin must be fixed either high or low. Connect the BYTE pin to VSS in single-chip mode.
	D0 to D7	I/O	VCC2	Inputs or outputs data (D0 to D7) while accessing an external area with a separate bus.
	D8 to D15	I/O	VCC2	Inputs or outputs data (D8 to D15) while accessing an external area with a 16-bit separate bus.
	A0 to A19	0	VCC2	Outputs address bits A0 to A19.
	A0/D0 to A7/D7	I/O	VCC2	Inputs or outputs data (D0 to D7) and outputs address bits (A0 to A7) by timesharing, while accessing an external area with an 8-bit multiplexed bus.
	A1/D0 to A8/D7	I/O	VCC2	Inputs or outputs data (D0 to D7) and outputs address bits (A1 to A8) by timesharing, while accessing an external area with a 16-bit multiplexed bus.
	CS0 to CS3	0	VCC2	Outputs chip-select signals $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ to specify an external area.
Bus control pins	WRL/WR WRH/BHE RD	0	VCC2	Outputs WRL, WRH, (WR, BHE), and RD signals. WRL and WRH can be switched with BHE and WR.  • WRL, WRH, and RD selected  If the external data bus is 16 bits, data is written to an even address in an external area when WRL is driven low. Data is written to an odd address when WRH is driven low. Data is read when RD is driven low.  • WR, BHE, and RD selected  Data is written to an external area when WR is driven low. Data in an external area is read when RD is driven low. An odd address is accessed when BHE is driven low. Select WR, BHE, and RD when using an 8-bit external data bus.
	ALE	0	VCC2	Outputs an ALE signal to latch the address.
	HOLD	ļ	VCC2	HOLD input is unavailable. Connect the HOLD pin to VCC2 via a resistor (pull-up).
	HLDA	0	VCC2	In a hold state, HLDA outputs a low-level signal.
	RDY	I	VCC2	The MCU bus is placed in wait state while the RDY pin is driven low.

Power supply: VCC2 is used to supply power to the external bus associated pins. The dual power supply configuration allows VCC2 to interface at a different voltage than VCC1.

Table 1.13 Pin Functions for the 128-Pin Package (2/3)

Signal Name	Pin Name	I/O	Power Supply	Description
Main clock input	XIN	1	VCC1	I/O for the main clock oscillator. Connect a ceramic resonator or crystal between pins XIN and XOUT. (1)
Main clock output	XOUT	0	VCC1	Input an external clock to XIN pin and leave XOUT pin open.
Sub clock input	XCIN	I	VCC1	I/O for a sub clock oscillator. Connect a crystal between pins XCIN and XCOUT. (1) Input an external
Sub clock output	XCOUT	0	VCC1	clock to XCIN pin and leave XCOUT pin open.
BCLK output	BCLK	0	VCC2	Outputs the BCLK signal.
Clock output	CLKOUT	0	VCC2	Outputs a clock with the same frequency as fC, f1, f8, or f32.
INT interrupt input	INTO to INT2	I	VCC1	Input for the INT interrupt.
intriniterrupt input	INT3 to INT7	I	VCC2	Triput for the five interrupt.
NMI interrupt input	NMI	I	VCC1	Input for the NMI interrupt.
Key input interrupt input	KIO to KI3	I	VCC1	Input for the key input interrupt.
	TA0OUT to TA4OUT	I/O	VCC1	I/O for timers A0 to A4 (TA0OUT is N-channel open drain output).
Timer A	TA0IN to TA4IN	I	VCC1	Input for timers A0 to A4.
	ZP	I	VCC1	Input for Z-phase.
Timer B	TB0IN to TB5IN	I	VCC1	Input for timers B0 to B5.
	$U, \overline{U}, V, \overline{V}, W, \overline{W}$	0	VCC1	Output for the three-phase motor control timer.
Three-phase motor control timer	SD	I	VCC1	Forced cutoff input.
	IDU, IDV, IDW	I	VCC2	Input for the position data.
Real-time clock output	RTCOUT	0	VCC1	Output for the real-time clock.
PWM output	PWM0, PWM1	0	VCC1, VCC2	PWM output.
Remote control signal receiver input	PMC0, PMC1	I	VCC1	Input for the remote control signal receiver.
	CTS0 to CTS2, CTS5	I	VCC1	Input pins to control data transmission.
	CTS6, CTS7	ı	VCC2	
	RTS0 to RTS2, RTS5	0	VCC1	Output pins to control data reception.
	RTS6, RTS7	0	VCC2	
Serial interface	CLK0 to CLK2, CLK5	I/O	VCC1	Transmit/receive clock I/O.
UART0 to UART2, UART5 to UART7	CLK6, CLK7	I/O	VCC2	
UARTS IO UART7	RXD0 to RXD2, RXD5	I	VCC1	Serial data input.
	RXD6, RXD7	I	VCC2	
	TXD0 to TXD2, TXD5	0	VCC1	Serial data output. (2)
	TXD6, TXD7	0	VCC2	John Sala Galpan
	CLKS1	0	VCC1	Output for the transmit/receive clock multiple-pin output function.

#### Notes:

- 1. Contact the manufacturer of crystal/ceramic resonator regarding the oscillation characteristics.
- 2. TXD2, SDA2, and SCL2 are N-channel open drain output pins. TXDi (i = 0, 1, 5 to 7), SDAi, and SCLi can be selected as CMOS output pins or N-channel open drain output pins.

Table 1.14 Pin Functions for the 128-Pin Package (3/3)

Signal Name	Pin Name	I/O	Power Supply	Description
UART0 to	SDA0 to SDA2, SDA5	I/O	VCC1	Serial data I/O.
UART2, UART5 to	SDA6, SDA7	I/O	VCC2	
UART7 I <sup>2</sup> C mode	SCL0 to SCL2, SCL5	I/O	VCC1	Transmit/receive clock I/O.
	SCL6, SCL7	I/O	VCC2	
0 . 1	CLK3, CLK4	I/O	VCC1	Transmit/receive clock I/O.
Serial interface SI/O3, SI/O4	SIN3, SIN4	I	VCC1	Serial data input.
0,, 00, 0,, 0	SOUT3, SOUT4	0	VCC1	Serial data output.
Multi-master I <sup>2</sup> C-	SDAMM	I/O	VCC1	Serial data I/O (N-channel open drain output).
bus interface	SCLMM	I/O	VCC1	Transmit/receive clock I/O (N-channel open drain output).
CEC I/O	CEC	I/O	VCC1	CEC I/O (N-channel open drain output).
Reference voltage input	VREF	I	VCC1	Reference voltage input for the A/D and D/A converters.
	AN0 to AN7	I	VCC1	
A/D converter	AN0_0 to AN0_7 AN2_0 to AN2_7	I	VCC2	Analog input.
	ADTRG		VCC1	External trigger input.
	ANEX0, ANEX1	I	VCC1	Extended analog input.
D/A converter	DA0, DA1	0	VCC1	Output pin the D/A converter.
I/O ports	P0_0 to P0_7 P1_0 to P1_7 P2_0 to P2_7 P3_0 to P3_7 P4_0 to P4_7 P5_0 to P5_7 P12_0 to P12_7 P13_0 to P13_7	I/O	VCC2	8-bit CMOS I/O ports. A direction register determines whether each pin is used as an input port or an output port. A pull-up resistor may be enabled or disabled for input ports in 4-bit units.
	P6_0 to P6_7 P7_0 to P7_7 P8_0 to P8_7 P9_0 to P9_7 P10_0 to P10_7 P11_0 to P11_7	I/O	VCC1	8-bit I/O ports having equivalent functions to P0. However, P7_0, P7_1, and P8_5 are N-channel open drain output ports. No pull-up resistor is provided. P8_5 is an input port for verifying the \$\overline{NMI}\$ pin level and shares a pin with \$\overline{NMI}\$.
	P14_0, P14_1	I/O	VCC1	I/O ports having equivalent functions to P0.

Table 1.15 Pin Functions for the 100-Pin Package (1/3)

Signal Name	Pin Name	I/O	Power Supply	Description
Power supply input	VCC1, VCC2, VSS	I	-	Apply 2.7 to 5.5 V to pins VCC1 and VCC2 (VCC1 $\geq$ VCC2) and 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	I	VCC1	This is the power supply for the A/D and D/A converters. Connect the AVCC pin to VCC1, and connect the AVSS pin to VSS.
Reset input	RESET	I	VCC1	Driving this pin low resets the MCU.
CNVSS	CNVSS	I	VCC1	Input pin to switch processor modes. After a reset, to start operating in single-chip mode, connect the CNVSS pin to VSS via a resistor. To start operating in microprocessor mode, connect the pin to VCC1.
External data bus width select input	ВҮТЕ	I	VCC1	Input pin to select the data bus of the external area. The data bus is 16 bits when it is low, and 8 bits when it is high. This pin must be fixed either high or low. Connect the BYTE pin to VSS in single-chip mode.
	D0 to D7	I/O	VCC2	Inputs or outputs data (D0 to D7) while accessing an external area with a separate bus.
	D8 to D15	I/O	VCC2	Inputs or outputs data (D8 to D15) while accessing an external area with a 16-bit separate bus.
	A0 to A19	0	VCC2	Outputs address bits A0 to A19.
	A0/D0 to A7/D7	I/O	VCC2	Inputs or outputs data (D0 to D7) and outputs address bits (A0 to A7) by timesharing, while accessing an external area with an 8-bit multiplexed bus.
	A1/D0 to A8/D7	I/O	VCC2	Inputs or outputs data (D0 to D7) and outputs address bits (A1 to A8) by timesharing, while accessing an external area with a 16-bit multiplexed bus.
	CS0 to CS3	0	VCC2	Outputs chip-select signals $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ to specify an external area.
Bus control pins	WRL/WR WRH/BHE RD	0	VCC2	Outputs WRL, WRH, (WR, BHE), and RD signals. WRL and WRH can be switched with BHE and WR.  • WRL, WRH, and RD selected  If the external data bus is 16 bits, data is written to an even address in an external area when WRL is driven low. Data is written to an odd address when WRH is driven low. Data is read when RD is driven low.  • WR, BHE, and RD selected  Data is written to an external area when WR is driven low. Data in an external area is read when RD is driven low. An odd address is accessed when BHE is driven low. Select WR, BHE, and RD when using an 8-bit external data bus.
	ALE	0	VCC2	Outputs an ALE signal to latch the address.
	HOLD	I	VCC2	HOLD input is unavailable. Connect the HOLD pin to VCC2 via a resistor (pull-up).
	HLDA	0	VCC2	In a hold state, HLDA outputs a low-level signal.
	RDY	I	VCC2	The MCU bus is placed in a wait state while the $\overline{\text{RDY}}$ pin is driven low.

Power supply: VCC2 is used to supply power to the external bus associated pins. The dual power supply configuration allows VCC2 to interface at a different voltage than VCC1.

Table 1.16 Pin Functions for the 100-Pin Package (2/3)

Signal Name	Pin Name	I/O	Power Supply	Description
Main clock input	XIN	I	VCC1	I/O for the main clock oscillator. Connect a ceramic resonator or crystal between pins XIN and XOUT. (1)
Main clock output	XOUT	0	VCC1	Input an external clock to XIN pin and leave XOUT pin open.
Sub clock input	XCIN	I	VCC1	I/O for a sub clock oscillator. Connect a crystal between XCIN pin and XCOUT pin. (1) Input an external clock to
Sub clock output	XCOUT	0	VCC1	XCIN pin and leave XCOUT pin open.
BCLK output	BCLK	0	VCC2	Outputs the BCLK signal.
Clock output	CLKOUT	0	VCC2	Outputs a clock with the same frequency as fC, f1, f8, or f32.
INT interrupt input	INTO to INT2	I	VCC1	Input for the INT interrupt.
in interrupt input	ĪNT3 to ĪNT7	I	VCC2	input for the five interrupt.
NMI interrupt input	NMI	ı	VCC1	Input for the NMI interrupt.
Key input interrupt input	KIO to KI3	ı	VCC1	Input for the key input interrupt.
	TA0OUT to TA4OUT	I/O	VCC1	I/O for timers A0 to A4 (TA0OUT is N-channel open drain output).
Timer A	TA0IN to TA4IN	I	VCC1	Input for timers A0 to A4.
	ZP	I	VCC1	Input for Z-phase.
Timer B	TB0IN to TB5IN	I	VCC1	Input for timers B0 to B5.
	$\overline{U}, \overline{U}, V, \overline{V}, W, \overline{W}$	0	VCC1	Output for the three-phase motor control timer.
Three-phase motor control timer	SD	ı	VCC1	Forced cutoff input.
	IDU, IDV, IDW	ı	VCC2	Input for the position data.
Real-time clock output	RTCOUT	0	VCC1	Output for the real-time clock.
PWM output	PWM0, PWM1	0	VCC1, VCC2	PWM output.
Remote control signal receiver input	PMC0, PMC1	I	VCC1	Input for the remote control signal receiver.
	CTS0 to CTS2, CTS5	ı	VCC1	Input pins to control data transmission.
	CTS6, CTS7	I	VCC2	
	RTS0 to RTS2, RTS5	0	VCC1	Output pins to control data reception.
	RTS6, RTS7	0	VCC2	
Serial interface	CLK0 to CLK2, CLK5	I/O	VCC1	Transmit/receive clock I/O.
UART0 to UART2, UART5 to UART7	CLK6, CLK7	I/O	VCC2	
CARTO IO OARTI	RXD0 to RXD2, RXD5	I	VCC1	Serial data input.
	RXD6, RXD7	I	VCC2	
	TXD0 to TXD2, TXD5	0	VCC1	Serial data output. (2)
	TXD6, TXD7	0	VCC2	
	CLKS1	0	VCC1	Output for the transmit/receive clock multiple-pin output function.

#### Notes:

- 1. Contact the manufacturer of crystal/ceramic resonator regarding the oscillation characteristics.
- 2. TXD2, SDA2, and SCL2 are N-channel open drain output pins. TXDi (i = 0, 1, 5 to 7), SDAi, and SCLi can be selected as CMOS output pins or N-channel open drain output pins.

Table 1.17 Pin Functions for the 100-Pin Package (3/3)

Signal Name	Pin Name	I/O	Power Supply	Description	
UART0 to	SDA0 to SDA2, SDA5	I/O	VCC1	Serial data I/O.	
UART2, UART5 to	SDA6, SDA7	I/O	VCC2		
UART7 I <sup>2</sup> C mode	SCL0 to SCL2, SCL5	I/O	VCC1	Transmit/receive clock I/O.	
	SCL6, SCL7	I/O	VCC2		
Serial	CLK3, CLK4	I/O	VCC1	Transmit/receive clock I/O.	
interface	SIN3, SIN4	I	VCC1	Serial data input.	
SI/O3, SI/O4	SOUT3, SOUT4	0	VCC1	Serial data output.	
Multi-master I <sup>2</sup> C-bus	SDAMM	I/O	VCC1	Serial data I/O (N-channel open drain output).	
interface	SCLMM	I/O	VCC1	Transmit/receive clock I/O (N-channel open drain output).	
CEC I/O	CEC	I/O	VCC1	CEC I/O (N-channel open drain output).	
Reference voltage input	VREF	I	VCC1	Reference voltage input for the A/D and D/A converters.	
	AN0 to AN7	I	VCC1		
A/D	AN0_0 to AN0_7 AN2_0 to AN2_7	I	VCC2	Analog input.	
converter	ADTRG	I	VCC1	External trigger input.	
	ANEX0, ANEX1	I	VCC1	Extended analog input.	
D/A converter	DA0, DA1	0	VCC1	Output for the D/A converter.	
I/O ports	P0_0 to P0_7 P1_0 to P1_7 P2_0 to P2_7 P3_0 to P3_7 P4_0 to P4_7 P5_0 to P5_7	I/O	VCC2	8-bit CMOS I/O ports. A direction register determines whether each pin is used as an input port or an output port. A pull-up resistor may be enabled or disabled for input ports in 4-bit units.	
	P6_0 to P6_7 P7_0 to P7_7 P8_0 to P8_7 P9_0 to P9_7 P10_0 to P10_7	I/O	VCC1	8-bit I/O ports having equivalent functions to P0. However, P7_0, P7_1, and P8_5 are N-channel open drain output ports. No pull-up resistor is provided. P8_5 is an input port for verifying the \$\overline{NMI}\$ pin level and shares a pin with \$\overline{NMI}\$.	

# 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. Seven registers (R0, R1, R2, R3, A0, A1, and FB) out of 13 compose a register bank, and there are two register banks.




Figure 2.1 CPU Registers

# 2.1 Data Registers (R0, R1, R2, and R3)

R0, R1, R2, and R3 are 16-bit registers used for transfer, arithmetic, and logic operations. R0 and R1 can be split into upper (R0H/R1H) and lower (R0L/R1L) bits to be used separately as 8-bit data registers. R0 can be combined with R2, and R3 can be combined with R1 and be used as 32-bit data registers R2R0 and R3R1, respectively.

#### 2.2 Address Registers (A0 and A1)

A0 and A1 are 16-bit registers used for indirect addressing, relative addressing, transfer, arithmetic, and logic operations. A0 can be combined with A1 and used as a 32-bit address register (A1A0).

#### 2.3 Frame Base Register (FB)

FB is a 16-bit register that is used for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of a relocatable interrupt vector table.

# 2.5 Program Counter (PC)

The PC is 20 bits wide and indicates the address of the next instruction to be executed.

# 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The USP and ISP stack pointers (SP) are each comprised of 16 bits. The U flag is used to switch between USP and ISP.

# 2.7 Static Base Register (SB)

SB is a 16-bit register used for SB relative addressing.

#### 2.8 Flag Register (FLG)

FLG is an 11-bit register that indicates the CPU state.

#### 2.8.1 Carry Flag (C Flag)

The C flag retains a carry, borrow, or shift-out bit generated by the arithmetic/logic unit.

# 2.8.2 Debug Flag (D Flag)

The D flag is for debugging only. Set it to 0.

# 2.8.3 Zero Flag (Z Flag)

The Z flag becomes 1 when an arithmetic operation results in 0. Otherwise, it becomes 0.

#### 2.8.4 Sign Flag (S Flag)

The S flag becomes 1 when an arithmetic operation results in a negative value. Otherwise, it becomes 0.

#### 2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is 1.

# 2.8.6 Overflow Flag (O Flag)

The O flag becomes 1 when an arithmetic operation results in an overflow. Otherwise, it becomes 0.



# 2.8.7 Interrupt Enable Flag (I Flag)

The I flag enables maskable interrupts.

Maskable interrupts are disabled when the I flag is 0, and enabled when it is 1. The I flag becomes 0 when an interrupt request is accepted.

# 2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is 0. USP is selected when the U flag is 1.

The U flag becomes 0 when a hardware interrupt request is accepted, or the INT instruction of software interrupt number 0 to 31 is executed.

# 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from 0 to 7.

If a requested interrupt has higher priority than IPL, the interrupt request is enabled.

#### 2.8.10 Reserved Areas

Only set these bits to 0. The read value is undefined.



M16C/65 Group 3. Address Space

# 3. Address Space

## 3.1 Address Space

The M16C/65 Group has a 1 MB address space from 00000h to FFFFh. Address space is expandable to 4 MB with the memory area expansion function. Addresses 40000h to BFFFh can be used as external areas from bank 0 to bank 7. Figure 3.1 shows the Address Space. Areas that can be accessed vary depending on processor mode and the status of each control bit.




Figure 3.1 Address Space

M16C/65 Group 3. Address Space

#### 3.2 Memory Map

Special function registers (SFRs) are allocated from address 00000h to 003FFh and from 0D000h to 0D7FFh. Peripheral function control registers are located here. All blank areas within SFRs are reserved. Do not access these areas.

Internal RAM is allocated from address 00400h and higher, with 10 KB of internal RAM allocated from 00400h to 02BFFh. Internal RAM is used not only for data storage, but also for the stack area when subroutines are called or when an interrupt request is accepted.

The internal ROM is flash memory. Three internal ROM areas are available: data flash, program ROM 1, and program ROM 2.

The data flash is allocated from 0E000h to 0FFFFh. This data flash area is mostly used for data storage, but can also store programs.

Program ROM 2 is allocated from 10000h to 13FFFh. Program ROM 1 is allocated from FFFFFh and lower, with the 64 KB program ROM 1 area allocated from address F0000h to FFFFFh.

The special page vectors are allocated from FFE00h to FFFD7h. They are used for the JMPS and JSRS instructions. Refer to the M16C/60, M16C/20, M16C/Tiny Series Software Manual for details.

The fixed vector table for interrupts is allocated from FFFDCh to FFFFFh.

The 256 bytes beginning with the start address set in the INTB register compose the relocatable vector table for interrupts.

Figure 3.2 shows the Memory Map.




Figure 3.2 Memory Map

M16C/65 Group 3. Address Space


#### 3.3 Accessible Area in Each Mode

Areas that can be accessed vary depending on processor mode and the status of each control bit. Figure 3.3 shows the Accessible Area in Each Mode.

In single-chip mode, the SFRs, internal RAM, and internal ROM can be accessed.

In memory expansion mode, the SFRs, internal RAM, internal ROM, and external areas can be accessed. Address space is expandable to 4 MB with the memory area expansion function.

In microprocessor mode, the SFRs, internal RAM, and external areas can be accessed. Address space is expandable to 4 MB with the memory area expansion function. Allocate ROM to the fixed vector table from FFFDCh to FFFFFh.



Single-chip mode and memory expansion mode

- The PM10 bit in the PM1 register is 1
- (addresses 0E000h to 0FFFFh are used as data flash)
- The PRG2C0 bit in the PRG2C register is 0 (program ROM 2 enabled)
- The PM13 bit in the PM1 register is 1
- (all areas in internal RAM, and the program ROM 1 area from 80000h are usable)
- The IRON bit in the PRG2C register is 1
- (program ROM 1 in addresses 40000h to 7FFFFh enabled)

Microprocessor mode

- The PM10 bit is 0 (addresses 0E000h to 0FFFFh are used as the CS2 area)
- The PRG2C0 bit is 1 (program ROM 2 disabled)

Figure 3.3 **Accessible Area in Each Mode** 

# 4. Special Function Registers (SFRs)

#### 4.1 SFRs

An SFR is a control register for a peripheral function.

Table 4.1 SFR Information (1) (1)

Address	Register	Symbol	Reset Value
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	0000 0000b (CNVSS pin is low) 0000 0011b (CNVSS pin is high) (2)
0005h	Processor Mode Register 1	PM1	0000 1000b
0006h	System Clock Control Register 0	CM0	0100 1000b
0007h	System Clock Control Register 1	CM1	0010 0000b
0008h	Chip Select Control Register	CSR	01h
0009h	External Area Recovery Cycle Control Register	EWR	XXXX XX00b
000Ah	Protect Register	PRCR	00h
000Bh	Data Bank Register	DBR	00h
000Ch	Oscillation Stop Detection Register	CM2	0X00 0010b <sup>(3)</sup>
000Dh			
000Eh			
000Fh			
0010h	Program 2 Area Control Register	PRG2C	XXXX XX00b
0011h	External Area Wait Control Expansion Register	EWC	00h
0012h	Peripheral Clock Select Register	PCLKR	0000 0011b
0013h			
0014h			
0015h	Clock Prescaler Reset Flag	CPSRF	0XXX XXXXb
0016h			
0017h			
0018h	Reset Source Determine Register	RSTFR	XX00 001Xb (hardware reset) (4)
0019h	Voltage Detector 2 Flag Register	VCR1	0000 1000b (5)
001Ah	Voltage Detector Operation Enable Register	VCR2	00h (5)
001Bh	Chip Select Expansion Control Register	CSE	00h
001Ch	PLL Control Register 0	PLC0	0X01 X010b
001Dh			
001Eh	Processor Mode Register 2	PM2	XX00 0X01b
001Fh			

X: Undefined

#### Notes:

- 1. The blank areas are reserved. No access is allowed.
- 2. Software reset, watchdog timer reset, oscillator stop detect reset, voltage monitor 1 reset, and voltage monitor 2 reset do not affect the following bits: bits PM01 and PM00 in the PM0 register.
- 3. Oscillator stop detect reset does not affect bits CM20, CM21, and CM27.
- 4. The state of bits in the RSTFR register depends on the reset type.
- 5. This is the reset value after hardware reset. Refer to the explanation of each register for details.

Table 4.2 SFR Information (2) (1)

Address	Register	Symbol	Reset Value
0020h			
0021h			
0022h	40 MHz On-Chip Oscillator Control Register 0	FRA0	XXXX XX00b
0023h			
0024h			
0025h			
0026h	Voltage Monitor Function Select Register	VWCE	00h
0027h			
0028h	Voltage Detector 1 Level Select Register	VD1LS	0000 1010b <sup>(2)</sup>
0029h			
002Ah	Voltage Monitor 0 Control Register	VW0C	1000 XX10b (2)
002Bh	Voltage Monitor 1 Control Register	VW1C	1000 1010b <sup>(2)</sup>
002Ch	Voltage Monitor 2 Control Register	VW2C	1000 0X10b <sup>(2)</sup>
002Dh			
002Eh			
002Fh			
0030h			
0031h			
0032h			
0033h			
0034h			
0035h			
0036h			
0037h			
0038h			
0039h			
003Ah			
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			V. Hadafia ad

#### Notes:

- 1. The blank areas are reserved. No access is allowed.
- 2. This is the reset value after hardware reset. Refer to the explanation of each register for details.

Table 4.3 SFR Information (3) (1)

Address	Register	Symbol	Reset Value
0040h			
0041h			
0042h	INT7 Interrupt Control Register	INT7IC	XX00 X000b
0043h	INT6 Interrupt Control Register	INT6IC	XX00 X000b
0044h	INT3 Interrupt Control Register	INT3IC	XX00 X000b
0045h	Timer B5 Interrupt Control Register	TB5IC	XXXX X000b
0046h	Timer B4 Interrupt Control Register UART1 Bus Collision Detection Interrupt Control Register	TB4IC U1BCNIC	XXXX X000b
0047h	Timer B3 Interrupt Control Register UART0 Bus Collision Detection Interrupt Control Register	TB3IC U0BCNIC	XXXX X000b
0048h	SI/O4 Interrupt Control Register INT5 Interrupt Control Register	S4IC INT5IC	XX00 X000b
0049h	SI/O3 Interrupt Control Register INT4 Interrupt Control Register	S3IC INT4IC	XX00 X000b
004Ah	UART2 Bus Collision Detection Interrupt Control Register	BCNIC	XXXX X000b
004Bh	DMA0 Interrupt Control Register	DM0IC	XXXX X000b
004Ch	DMA1 Interrupt Control Register	DM1IC	XXXX X000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXX X000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXX X000b
004Fh	UART2 Transmit Interrupt Control Register	S2TIC	XXXX X000b
0050h	UART2 Receive Interrupt Control Register	S2RIC	XXXX X000b
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXX X000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXX X000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXX X000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXX X000b
0055h	Timer A0 Interrupt Control Register	TA0IC	XXXX X000b
0056h	Timer A1 Interrupt Control Register	TA1IC	XXXX X000b
0057h	Timer A2 Interrupt Control Register	TA2IC	XXXX X000b
0058h	Timer A3 Interrupt Control Register	TA3IC	XXXX X000b
0059h	Timer A4 Interrupt Control Register	TA4IC	XXXX X000b
005Ah	Timer B0 Interrupt Control Register	TB0IC	XXXX X000b
005Bh	Timer B1 Interrupt Control Register	TB1IC	XXXX X000b
005Ch	Timer B2 Interrupt Control Register	TB2IC	XXXX X000b
005Dh	INTO Interrupt Control Register	INTOIC	XX00 X000b
005Eh	INT1 Interrupt Control Register	INT1IC	XX00 X000b
005Fh	INT2 Interrupt Control Register	INT2IC	XX00 X000b

#### Note:

Table 4.4 SFR Information (4) (1)

Address	Register	Symbol	Reset Value
0060h	1 2 2 2 2 2	-,	
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h	DMA2 Interrupt Control Register	DM2IC	XXXX X000b
006Ah	DMA3 Interrupt Control Register	DM3IC	XXXX X000b
006Bh	UART5 Bus Collision Detection Interrupt Control Register CEC1 Interrupt Control Register	U5BCNIC CEC1IC	XXXX X000b
006Ch	UART5 Transmit Interrupt Control Register CEC2 Interrupt Control Register	S5TIC CEC2IC	XXXX X000b
006Dh	UART5 Receive Interrupt Control Register	S5RIC	XXXX X000b
006Eh	UART6 Bus Collision Detection Interrupt Control Register Real-Time Clock Periodic Interrupt Control Register	U6BCNIC RTCTIC	XXXX X000b
006Fh	UART6 Transmit Interrupt Control Register Real-Time Clock Compare Interrupt Control Register	S6TIC RTCCIC	XXXX X000b
0070h	UART6 Receive Interrupt Control Register	S6RIC	XXXX X000b
0071h	UART7 Bus Collision Detection Interrupt Control Register Remote Control Signal Receiver 0 Interrupt Control Register	U7BCNIC PMC0IC	XXXX X000b
0072h	UART7 Transmit Interrupt Control Register Remote Control Signal Receiver 1 Interrupt Control Register	S7TIC PMC1IC	XXXX X000b
0073h	UART7 Receive Interrupt Control Register	S7RIC	XXXX X000b
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh	I2C-bus Interface Interrupt Control Register	IICIC	XXXX X000b
007Ch	SCL/SDA Interrupt Control Register	SCLDAIC	XXXX X000b
007Dh			
007Eh			
007Fh			
0080h to			
017Fh			

#### Note:

Table 4.5 SFR Information (5) (1)

Address	Register	Symbol	Reset Value
0180h	T togictor	Symbol	XXh
0181h	DMA0 Source Pointer	SAR0	XXh
0182h	Divince decarde i cirrici	6,410	0Xh
0183h			07(1)
0184h			XXh
0185h	DMA0 Destination Pointer	DAR0	XXh
0186h	Divino Destination i omici		0Xh
0187h			OXII
0188h			XXh
0189h	DMA0 Transfer Counter	TCR0	XXh
018Ah			XXII
018Bh			
018Ch	DMA0 Control Register	DM0CON	0000 0X00b
018Dh	DIVIAO CONTIOI Register	BIVIOCOIN	0000 0000
018Eh			
018En			
018Fn 0190h			XXh
0190h	DMA1 Source Pointer	SAR1	XXh
0191h	Divia i Source Pointei	SART	0Xh
0192h			UAII
			VVh
0194h	DMA4 Destination Deinter	DAR1	XXh
0195h	DMA1 Destination Pointer		XXh
0196h			0Xh
0197h			VVI
0198h	DMA1 Transfer Counter	TCR1	XXh
0199h 019Ah			XXh
019Bh	DMA4 Control Deviator	DM1CON	0000 0006
019Ch	DMA1 Control Register	DIVITCON	0000 0X00b
019Dh			
019Eh			
019Fh 01A0h			VVL
	DMA2 Source Deinter	CADO	XXh
01A1h	DMA2 Source Pointer	SAR2	XXh
01A2h			0Xh
01A3h			VVI
01A4h	DMA2 Destination Bainter	DAD0	XXh
	DMA2 Destination Pointer	DAR2	XXh
01A6h			0Xh
01A7h			VV
01A8h	DMA2 Transfer Counter	TCR2	XXh
01A9h			XXh
01AAh			
01ABh	DMAG O I D	21100011	0000 01/001
01ACh	DMA2 Control Register	DM2CON	0000 0X00b
01ADh			
01AEh			
01AFh			V: Undofinac

#### Note:

Table 4.6 SFR Information (6) (1)

Address	Register	Symbol	Reset Value
01B0h	regiotor	Cymbol	XXh
01B1h	DMA3 Source Pointer	SAR3	XXh
01B1h	DIVING COURSE T SINICI	0/1110	0Xh
01B3h			0741
01B4h			XXh
01B5h	DMA3 Destination Pointer	DAR3	XXh
01B6h		-	0Xh
01B7h			****
01B8h			XXh
01B9h	DMA3 Transfer Counter	TCR3	XXh
01BAh			
01BBh			
01BCh	DMA3 Control Register	DM3CON	0000 0X00b
01BDh			
01BEh			
01BFh			
01C0h	T. DO 4 D. 1 4	TDS	XXh
01C1h	Timer B0-1 Register	TB01	XXh
01C2h			XXh
01C3h	Timer B1-1 Register	TB11	XXh
01C4h			XXh
01C5h	Timer B2-1 Register	TB21	XXh
01C6h	Pulse Period/Pulse Width Measurement Mode Function Select Register 1	PPWFS1	XXXX X000b
01C7h			
01C8h	Timer B Count Source Select Register 0	TBCS0	00h
01C9h	Timer B Count Source Select Register 1	TBCS1	X0h
01CAh			
01CBh	Timer AB Division Control Register 0	TCKDIVC0	0000 X000b
01CCh			
01CDh			
01CEh			
01CFh			
01D0h	Timer A Count Source Select Register 0	TACS0	00h
01D1h	Timer A Count Source Select Register 1	TACS1	00h
01D2h	Timer A Count Source Select Register 2	TACS2	X0h
01D3h			
	16-bit Pulse Width Modulation Mode Function Select Register	PWMFS	0XX0 X00Xb
01D5h	Timer A Waveform Output Function Select Register	TAPOFS	XXX0 0000b
01D6h			
01D7h			
01D8h	Timer A Output Waveform Change Enable Register	TAOW	XXX0 X00Xb
01D9h			
01DAh	Three-Phase Protect Control Register	TPRC	00h
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			

#### Note:

Table 4.7 SFR Information (7) (1)

Address	Register	Symbol	Reset Value
01E0h	Timer B3-1 Register	TB31	XXh
01E1h	Tiller B3-1 Register	1031	XXh
01E2h	Timer B4-1 Register	TB41	XXh
01E3h	Timer B4-1 Register	1841	XXh
01E4h	Timer PF 1 Degister	TB51	XXh
01E5h	Timer B5-1 Register	1001	XXh
01E6h	Pulse Period/Pulse Width Measurement Mode Function Select Register 2	PPWFS2	XXXX X000b
01E7h			
01E8h	Timer B Count Source Select Register 2	TBCS2	00h
01E9h	Timer B Count Source Select Register 3	TBCS3	X0h
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh			
01F0h	PMC0 Function Select Register 0	PMC0CON0	00h
01F1h	PMC0 Function Select Register 1	PMC0CON1	00XX 0000b
01F2h	PMC0 Function Select Register 2	PMC0CON2	0000 00X0b
01F3h	PMC0 Function Select Register 3	PMC0CON3	00h
01F4h	PMC0 Status Register	PMC0STS	00h
01F5h	PMC0 Interrupt Source Select Register	PMC0INT	00h
01F6h	PMC0 Compare Control Register	PMC0CPC	XXX0 X000b
01F7h	PMC0 Compare Data Register	PMC0CPD	00h
01F8h	PMC1 Function Select Register 0	PMC1CON0	XXX0 X000b
01F9h	PMC1 Function Select Register 1	PMC1CON1	XXXX 0X00b
01FAh	PMC1 Function Select Register 2	PMC1CON2	0000 00X0b
01FBh	PMC1 Function Select Register 3	PMC1CON3	00h
01FCh	PMC1 Status Register	PMC1STS	X000 X00Xb
01FDh	PMC1 Interrupt Source Select Register	PMC1INT	X000 X00Xb
01FEh	Time Time rupt educate educat register	1 1110 11111	7,000 7,007,0
01FFh			
0200h			
0200h			
0201h			
0202h			
0204h			
0204H	Interrupt Source Select Register 3	IFSR3A	00h
0206h	Interrupt Source Select Register 3	IFSR2A	00h
0200h	Interrupt Source Select Register	IFSR	00h
0207h	minorial Course Collect Hogiston	510	3011
0200h			
0209h			
020An			
020Gh			
020Ch			
020Dh 020Eh	Address Match Interrupt Enable Register	AIER	XXXX XX00b
	Address Match Interrupt Enable Register Address Match Interrupt Enable Register 2		
020Fh	Audress mater interrupt Enable Register 2	AIER2	XXXX XX00b

### Note:

Table 4.8 SFR Information (8) (1)

14516 4.0	or K information (o) (*)		
Address	Register	Symbol	Reset Value
0210h			00h
0211h	Address Match Interrupt Register 0	RMAD0	00h
0212h			X0h
0213h			
0214h			00h
0215h	Address Match Interrupt Register 1	RMAD1	00h
0216h			X0h
0217h			
0218h			00h
0219h	Address Match Interrupt Register 2	RMAD2	00h
021Ah			X0h
021Bh			
021Ch			00h
021Dh	Address Match Interrupt Register 3	RMAD3	00h
021Eh			X0h
021Fh			
0220h	Flash Memory Control Register 0	FMR0	0000 0001b (Other than user boot mode) 0010 0001b (User boot mode)
0221h	Flash Memory Control Register 1	FMR1	00X0 XX0Xb
0222h	Flash Memory Control Register 2	FMR2	XXXX 0000b
0223h	-		
0224h			
0225h			
0226h			
0227h			
0228h			
0229h			
022Ah			
022Bh			
022Ch			
022Dh			
022Eh			
022Fh			
0230h	Flash Memory Control Register 6	FMR6	XX0X XX00b
0231h		1 1111.0	7.0.07.70.00
0231h			
0232h			
0234h			
0235h			
0236h			+
0237h			
023711 0238h			+
0239h			+
023Ah			
023An			+
023Ch			
023Ch			
023Eh			
023En			
023511			V. Hadafaad

### Note:

Table 4.9 SFR Information (9) (1)

Register	Symbol	Reset Value
		00h
,		000X 0X0Xb
		X000 0000b
		X000 0000b
<u> </u>		00h
UART0 Bit Rate Register	U0BRG	XXh
UART0 Transmit Buffer Register	UOTB	XXh
		XXh
		0000 1000b
UART0 Transmit/Receive Control Register 1	U0C1	00XX 0010b
LIARTO Receive Buffer Register	LIORB	XXh
-		XXh
UART Transmit/Receive Control Register 2	UCON	X000 0000b
UART Clock Select Register	UCLKSEL0	X0h
UART1 Special Mode Register 4	U1SMR4	00h
UART1 Special Mode Register 3	U1SMR3	000X 0X0Xb
UART1 Special Mode Register 2	U1SMR2	X000 0000b
UART1 Special Mode Register	U1SMR	X000 0000b
UART1 Transmit/Receive Mode Register	U1MR	00h
UART1 Bit Rate Register	U1BRG	XXh
LIARTA Transmit Buffer Degister	LIATE	XXh
DARTI Transmit buner Register	l our	XXh
UART1 Transmit/Receive Control Register 0	U1C0	0000 1000b
UART1 Transmit/Receive Control Register 1	U1C1	00XX 0010b
HARTA Deseive Buffer Benister	LIADD	XXh
DARTT Receive Butter Register	UTRB	XXh
UART2 Special Mode Register 4	U2SMR4	00h
		000X 0X0Xb
UART2 Special Mode Register 2	U2SMR2	X000 0000b
, ,		X000 0000b
		00h
	U2BRG	XXh
		XXh
UAR12 Transmit Buffer Register	U2TB —	XXh
UART2 Transmit/Receive Control Register 0	U2C0	0000 1000b
UART2 Transmit/Receive Control Register 1	U2C1	0000 0010b
UART2 Receive Buffer Register	U2RB —	XXh
	UART1 Special Mode Register 3 UART1 Special Mode Register 2 UART1 Special Mode Register 2 UART1 Special Mode Register UART1 Special Mode Register UART1 Transmit/Receive Mode Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Transmit/Receive Register 1 UART1 Receive Buffer Register  UART1 Receive Buffer Register  UART2 Special Mode Register 3 UART2 Special Mode Register 2 UART2 Special Mode Register 2 UART2 Transmit/Receive Mode Register UART2 Transmit/Receive Mode Register UART2 Transmit/Receive Mode Register UART2 Transmit Buffer Register  UART2 Transmit Buffer Register	UARTO Special Mode Register 3         U0SMR3           UARTO Special Mode Register 2         U0SMR2           UARTO Special Mode Register         U0SMR           UARTO Special Mode Register         U0SMR           UARTO Transmit/Receive Mode Register         U0BRG           UARTO Bit Rate Register         U0TB           UARTO Transmit/Receive Control Register 0         U0C0           UARTO Transmit/Receive Control Register 1         U0C1           UARTO Receive Buffer Register         U0RB           UARTO Receive Buffer Register         UCON           UARTO Receive Buffer Register         UCON           UARTO Special Mode Register         UCLKSELO           UARTI Special Mode Register 4         U1SMR4           UARTI Special Mode Register 3         U1SMR3           UARTI Special Mode Register 2         U1SMR           UARTI Special Mode Register         U1SMR           UARTI Transmit/Receive Mode Register         U1BRG           UARTI Transmit/Buffer Register         U1BR           UARTI Transmit/Receive Control Register 0         U1C0           UARTI Transmit/Receive Control Register 1         U1C1           UARTI Receive Buffer Register         U2SMR3           UART2 Special Mode Register 2         U2SMR2           UART2 Special Mo

#### Note:

Table 4.10 SFR Information (10) (1)

\ dd=aac	Posietor	Cymhal	Pocot Volus
Address	Register	Symbol	Reset Value
0270h	SI/O3 Transmit/Receive Register	S3TRR	XXh
0271h	OVO2 Oceanal Desistan	000	0400 00001-
0272h	SI/O3 Control Register	S3C	0100 0000b
0273h	SI/O3 Bit Rate Register	S3BRG	XXh
0274h	SI/O4 Transmit/Receive Register	S4TRR	XXh
0275h			0.4.0.0.0.0.0.1
0276h	SI/O4 Control Register	S4C	0100 0000b
0277h	SI/O4 Bit Rate Register	S4BRG	XXh
0278h	SI/O3, 4 Control Register 2	S34C2	00XX X0X0b
0279h			
027Ah			
027Bh			
027Ch			
027Dh			
027Eh			
027Fh			
0280h			
0281h			
0282h			
0283h			
0284h	UART5 Special Mode Register 4	U5SMR4	00h
0285h	UART5 Special Mode Register 3	U5SMR3	000X 0X0Xb
0286h	UART5 Special Mode Register 2	U5SMR2	X000 0000b
0287h	UART5 Special Mode Register	U5SMR	X000 0000b
0288h	UART5 Transmit/Receive Mode Register	U5MR	00h
0289h	UART5 Bit Rate Register	U5BRG	XXh
028Ah	LIADTE Tourseit Duffer Desister	LISTD	XXh
028Bh	UART5 Transmit Buffer Register	U5TB	XXh
028Ch	UART5 Transmit/Receive Control Register 0	U5C0	0000 1000b
028Dh	UART5 Transmit/Receive Control Register 1	U5C1	0000 0010b
028Eh	HARTER : D # D ::	11500	XXh
028Fh	-UART5 Receive Buffer Register	U5RB —	XXh
0290h			
0291h			
0292h			
0293h			
0294h	UART6 Special Mode Register 4	U6SMR4	00h
0295h	UART6 Special Mode Register 3	U6SMR3	000X 0X0Xb
0296h	UART6 Special Mode Register 2	U6SMR2	X000 0000b
0297h	UART6 Special Mode Register	U6SMR	X000 0000b
0298h	UART6 Transmit/Receive Mode Register	U6MR	00h
0299h	UART6 Bit Rate Register	U6BRG	XXh
029Ah			XXh
029An	UART6 Transmit Buffer Register	U6TB	XXh
029Ch	UART6 Transmit/Receive Control Register 0	U6C0	0000 1000b
029Ch	UART6 Transmit/Receive Control Register 1	U6C1	0000 1000b
029Dh	Office Transmittedeive Control Negister 1	0001	XXh
029En	UART6 Receive Buffer Register	U6RB	XXh
UZBEII			XXII V: Undofino

#### Note:

Table 4.11 SFR Information (11) (1)

Address	Register	Symbol	Reset Value
02A0h			
02A1h			
02A2h			
02A3h			
02A4h	UART7 Special Mode Register 4	U7SMR4	00h
02A5h	UART7 Special Mode Register 3	U7SMR3	000X 0X0Xb
02A6h	UART7 Special Mode Register 2	U7SMR2	X000 0000b
02A7h	UART7 Special Mode Register	U7SMR	X000 0000b
02A8h	UART7 Transmit/Receive Mode Register	U7MR	00h
02A9h	UART7 Bit Rate Register	U7BRG	XXh
02AAh	LIADTZ Transmit Duffer Desigter	U7TB _	XXh
02ABh	UART7 Transmit Buffer Register	0/16	XXh
02ACh	UART7 Transmit/Receive Control Register 0	U7C0	0000 1000b
02ADh	UART7 Transmit/Receive Control Register 1	U7C1	0000 0010b
02AEh	LIADTZ Descrive Duffer Descriptor	U7RB	XXh
02AFh	UART7 Receive Buffer Register	U/RB	XXh
02B0h	I2C0 Data Shift Register	S00	XXh
02B1h			
02B2h	I2C0 Address Register 0	S0D0	0000 000Xb
02B3h	I2C0 Control Register 0	S1D0	00h
02B4h	I2C0 Clock Control Register	S20	00h
02B5h	I2C0 Start/Stop Condition Control Register	S2D0	0001 1010b
02B6h	I2C0 Control Register 1	S3D0	0011 0000b
02B7h	I2C0 Control Register 2	S4D0	00h
02B8h	I2C0 Status Register 0	S10	0001 000Xb
02B9h	I2C0 Status Register 1	S11	XXXX X000b
02BAh	I2C0 Address Register 1	S0D1	0000 000Xb
02BBh	I2C0 Address Register 2	S0D2	0000 000Xb
02BCh			
02BDh			
02BEh			
02BFh			
02C0h to			
02FFh			

### Note:

Table 4.12 SFR Information (12) (1)

Address	Register	Symbol	Reset Value
0300h	Timer B3/B4/B5 Count Start Flag	TBSR	000X XXXXb
0301h	3		
0302h			XXh
0303h	Timer A1-1 Register	TA11	XXh
0304h			XXh
0305h	Timer A2-1 Register	TA21	XXh
0306h			XXh
0307h	Timer A4-1 Register	TA41	XXh
0308h	Three-Phase PWM Control Register 0	INVC0	00h
0309h	Three-Phase PWM Control Register 1	INVC1	00h
030Ah	Three-Phase Output Buffer Register 0	IDB0	XX11 1111b
030An	Three-Phase Output Buffer Register 1	IDB1	XX11 1111b
030Ch	Dead Time Timer	DTT	XXh
030Ch		ICTB2	XXh
	Timer B2 Interrupt Generation Frequency Set Counter		
030Eh	Position-Data-Retain Function Control Register	PDRF	XXXX 0000b
030Fh			V0/I
0310h	Timer B3 Register	TB3	XXh
0311h			XXh
0312h	Timer B4 Register	TB4	XXh
0313h	Timor B T Hogistor	151	XXh
0314h	Timer B5 Register	TB5	XXh
0315h	Timer Bo Register	165	XXh
0316h			
0317h			
0318h	Port Function Control Register	PFCR	0011 1111b
0319h			
031Ah			
031Bh	Timer B3 Mode Register	TB3MR	00XX 0000b
031Ch	Timer B4 Mode Register	TB4MR	00XX 0000b
031Dh	Timer B5 Mode Register	TB5MR	00XX 0000b
031Eh		-	
031Fh			
0320h	Count Start Flag	TABSR	00h
0321h	- Count Hay		
0322h	One-Shot Start Flag	ONSF	00h
0323h	Trigger Select Register	TRGSR	00h
0323h	Increment/Decrement Flag	UDF	00h
0324H	Indianona Decientent i lag	001	OUII
			XXh
0326h	Timer A0 Register	TA0	
0327h			XXh
0328h	Timer A1 Register	TA1	XXh
0329h	-		XXh
032Ah	Timer A2 Register	TA2	XXh
032Bh	-3		XXh
032Ch	Timer A3 Register	TA3	XXh
032Dh		17.0	XXh
032Eh	Timer A4 Register	TA4	XXh
032Fh	Timor 714 Regioter	1/1	XXh

### Note:

Table 4.13 SFR Information (13) (1)

Address	Register	Symbol	Reset Value
0330h	Timer B0 Register	TB0	XXh
0331h	Timer bo Negister	100	XXh
0332h	Timor P1 Pogistor	TB1	XXh
0333h	Timer B1 Register	l 'B' F	XXh
0334h	Timer P2 Degister	TDO	XXh
0335h	Timer B2 Register	TB2	XXh
0336h	Timer A0 Mode Register	TA0MR	00h
0337h	Timer A1 Mode Register	TA1MR	00h
0338h	Timer A2 Mode Register	TA2MR	00h
0339h	Timer A3 Mode Register	TA3MR	00h
033Ah	Timer A4 Mode Register	TA4MR	00h
033Bh	Timer B0 Mode Register	TB0MR	00XX 0000b
033Ch	Timer B1 Mode Register	TB1MR	00XX 0000b
033Dh	Timer B2 Mode Register	TB2MR	00XX 0000b
033Eh	Timer B2 Special Mode Register	TB2SC	X000 0000b
033Fh		1,52,50	7.000 0000
0340h	Real-Time Clock Second Data Register	RTCSEC	00h
0341h	Real-Time Clock Minute Data Register	RTCMIN	X000 0000b
0342h	Real-Time Clock Hour Data Register	RTCHR	XX00 0000b
0343h	Real-Time Clock Day Data Register	RTCWK	XXXX X000b
0344h	Real-Time Clock Control Register 1	RTCCR1	0000 X00Xb
0345h	Real-Time Clock Control Register 2	RTCCR2	X000 0000b
0346h	Real-Time Clock Count Source Select Register	RTCCSR	XXX0 0000b
0347h	Treal-Time Clock Count Source Select Tregister	KTOOOK	XXX0 0000D
0347h	Real-Time Clock Second Compare Data Register	RTCCSEC	X000 0000b
0349h	Real-Time Clock Second Compare Data Register	RTCCMIN	X000 0000b
0349h	Real-Time Clock Militite Compare Data Register	RTCCHR	X000 0000b
034An	Real-Time Clock Hour Compare Data Register	RICCHR	X000 0000b
034Bh			
034Ch			
034Eh			
034Fh	0505 0 15 1	05004	V///// V/000I
0350h	CEC Function Control Register 1	CECC1	XXXX X000b
0351h	CEC Function Control Register 2	CECC2	00h
0352h	CEC Function Control Register 3	CECC3	XXXX 0000b
0353h	CEC Function Control Register 4	CECC4	00h
0354h	CEC Flag Register	CECFLG	00h
0355h	CEC Interrupt Source Select Register	CISEL	00h
0356h	CEC Transmit Buffer Register 1	CCTB1	00h
0357h	CEC Transmit Buffer Register 2	CCTB2	XXXX XX00b
0358h	CEC Receive Buffer Register 1	CCRB1	00h
0359h	CEC Receive Buffer Register 2	CCRB2	XXXX X000b
035Ah	CEC Receive Follower Address Set Register 1	CRADRI1	00h
035Bh	CEC Receive Follower Address Set Register 2	CRADRI2	00h
035Ch			
035Dh			
035Eh			
035Fh			

### Note:

Table 4.14 SFR Information (14) (1)

Address	Register	Symbol	Reset Value
0360h	Pull-Up Control Register 0	PUR0	00h
0361h	Pull-Up Control Register 1	PUR1	0000 0000b(2)
			0000 0010b
0362h	Pull-Up Control Register 2	PUR2	00h
0363h	Pull-Up Control Register 3	PUR3	00h
0364h			
0365h			
0366h	Port Control Register	PCR	0000 0XX0b
0367h			
0368h			
0369h	NMI/SD Digital Filter Register	NMIDF	XXXX X000b
036Ah			
036Bh			
036Ch			
036Dh			
036Eh			
036Fh			
0370h	PWM Control Register 0	PWMCON0	00h
0371h			
0372h	PWM0 Prescaler	PWMPRE0	00h
0373h	PWM0 Register	PWMREG0	00h
0374h	PWM1 Prescaler	PWMPRE1	00h
0375h	PWM1 Register	PWMREG1	00h
0376h	PWM Control Register 1	PWMCON1	00h
0377h			
0378h			
0379h			
037Ah			
037Bh			(0)
037Ch	Count Source Protection Mode Register	CSPR	00h <sup>(3)</sup>
037Dh	Watchdog Timer Refresh Register	WDTR	XXh
037Eh	Watchdog Timer Start Register	WDTS	XXh
037Fh	Watchdog Timer Control Register	WDC	00XX XXXXb
0380h to			
038Fh			V. Hadafia

### Notes:

- 1. The blank areas are reserved. No access is allowed.
- 2. Values after hardware reset, power-on reset, or voltage monitor 0 reset are as follows:
  - 00000000b when a low-level signal is input to the CNVSS pin
  - 00000010b when a high-level signal is input to the CNVSS pin

Values after voltage monitor 1 reset, voltage monitor 2 reset, software reset, watchdog timer reset, or oscillation stop detect reset are as follows:

- 00000000b when bits PM01 and PM00 in the PM0 register are 00b (single-chip mode).
- 00000010b when bits PM01 and PM00 in the PM0 register are 01b (memory expansion mode) or 11b (microprocessor mode).
- 3. When the CSPROINI bit in the OFS1 address is 0, the reset value is 1000 0000b.

Table 4.15 SFR Information (15) (1)

Address	Register	Symbol	Reset Value
0390h	DMA2 Source Select Register	DM2SL	00h
0391h			
0392h	DMA3 Source Select Register	DM3SL	00h
0393h		262	
0394h			
0395h			
0396h			
0397h			
0398h	DMA0 Source Select Register	DM0SL	00h
0399h	This is equical educative grater	Billiog	
039Ah	DMA1 Source Select Register	DM1SL	00h
039Bh		562	0011
039Ch			
039Dh			
039Eh			
039Fh			
03A0h		+	
03A1h			
03A2h	Open-Circuit Detection Assist Function Register	AINRST	XX00 XXXXb
03A3h	Open onean Detection Assist Function Register	7(11110)	7//00 /////
03A4h		+	
03A5h			
03A6h			
03A7h			
03A711			
03A9h			
03AAh			
03ABh			
03ACh			
03ADh			
03AEh			
03AFh			
03AFII			
03B0fi 03B1h			
03B1h			
03B2h			
03B4h			XXXX XXXXb
	SFR Snoop Address Register	CRCSAR	
03B5h 03B6h	CRC Mode Register	CRCMR	00XX XXXXb 0XXX XXX0b
03B6fi 03B7h	ONO MODE REGISTER	CRCIVIR	UAAA AAAUD
03B8h 03B9h			
03BAh 03BBh			
			VVI
03BCh	CRC Data Register	CRCD	XXh
03BDh			XXh
03BEh	CRC Input Register	CRCIN	XXh
03BFh			V 11 1 6 1

### Note:

Table 4.16 SFR Information (16) (1)

Address	Register	Symbol	Reset Value
03C0h	A/D Decister 0	400	XXXX XXXXb
03C1h	A/D Register 0	AD0	0000 00XXb
03C2h	A/D Desister 4	104	XXXX XXXXb
03C3h	A/D Register 1	AD1	0000 00XXb
03C4h	A/D Desister 0	450	XXXX XXXXb
03C5h	A/D Register 2	AD2	0000 00XXb
03C6h	A/D Desister 0	450	XXXX XXXXb
03C7h	A/D Register 3	AD3	0000 00XXb
03C8h	A/D Desister 4	101	XXXX XXXXb
03C9h	A/D Register 4	AD4	0000 00XXb
03CAh	A/D Desistant	ADS	XXXX XXXXb
03CBh	A/D Register 5	AD5	0000 00XXb
03CCh	A/D D	450	XXXX XXXXb
03CDh	A/D Register 6	AD6	0000 00XXb
03CEh			XXXX XXXXb
03CFh	A/D Register 7	AD7	0000 00XXb
03D0h			
03D1h			
03D2h			
03D3h			
03D4h	A/D Control Register 2	ADCON2	0000 X00Xb
03D5h			
03D6h	A/D Control Register 0	ADCON0	0000 0XXXb
03D7h	A/D Control Register 1	ADCON1	0000 X000b
03D8h	D/A0 Register	DA0	00h
03D9h			
03DAh	D/A1 Register	DA1	00h
03DBh			
03DCh	D/A Control Register	DACON	00h
03DDh			
03DEh			
03DFh			
03E0h	Port P0 Register	P0	XXh
03E1h	Port P1 Register	P1	XXh
03E2h	Port P0 Direction Register	PD0	00h
03E3h	Port P1 Direction Register	PD1	00h
03E4h	Port P2 Register	P2	XXh
	Port P3 Register	P3	XXh
03E6h	Port P2 Direction Register	PD2	00h
03E7h	Port P3 Direction Register	PD3	00h
03E8h	Port P4 Register	P4	XXh
03E9h	Port P5 Register	P5	XXh
03EAh	Port P4 Direction Register	PD4	00h
03EBh	Port P5 Direction Register	PD5	00h
03ECh	Port P6 Register	P6	XXh
03EDh	Port P7 Register	P7	XXh
03EEh	Port P6 Direction Register	PD6	00h
03EFh	Port P7 Direction Register	PD7	00h
UULIII	1 of the Direction Register	101	Y: Undofino

#### Note:

Table 4.17 SFR Information (17) (1)

Address	Register	Symbol	Reset Value
03F0h	Port P8 Register	P8	XXh
03F1h	Port P9 Register	P9	XXh
03F2h	Port P8 Direction Register	PD8	00h
03F3h	Port P9 Direction Register	PD9	00h
03F4h	Port P10 Register	P10	XXh
03F5h	Port P11 Register	P11	XXh
03F6h	Port P10 Direction Register	PD10	00h
03F7h	Port P11 Direction Register	PD11	00h
03F8h	Port P12 Register	P12	XXh
03F9h	Port P13 Register	P13	XXh
03FAh	Port P12 Direction Register	PD12	00h
03FBh	Port P13 Direction Register	PD13	00h
03FCh	Port P14 Register	P14	XXh
03FDh			
03FEh	Port P14 Direction Register	PD14	XXXX XX00b
03FFh			

#### Note:

Table 4.18 SFR Information (18) (1)

Address	Register	Symbol	Reset Value
D080h	PMC0 Header Pattern Set Register (Min)	PMC0HDPMIN —	0000 0000b
D081h	Pivico Header Pattern Set Register (Willi)	PIVICONDPIVIIN	XXXX X000b
D082h	DMC0 Header Bettern Set Beginter (May)	PMC0HDPMAX —	0000 0000b
D083h	PMC0 Header Pattern Set Register (Max)	PINICONDPINIAX	XXXX X000b
D084h	PMC0 Data 0 Pattern Set Register (Min)	PMC0D0PMIN	00h
D085h	PMC0 Data 0 Pattern Set Register (Max)	PMC0D0PMAX	00h
D086h	PMC0 Data 1 Pattern Set Register (Min)	PMC0D1PMIN	00h
D087h	PMC0 Data 1 Pattern Set Register (Max)	PMC0D1PMAX	00h
D088h	DMC0 Manauramenta Register	PMC0TIM —	00h
D089h	PMC0 Measurements Register	PIVICUTIVI	00h
D08Ah			
D08Bh			
D08Ch	PMC0 Receive Data Store Register 0	PMC0DAT0	00h
D08Dh	PMC0 Receive Data Store Register 1	PMC0DAT1	00h
D08Eh	PMC0 Receive Data Store Register 2	PMC0DAT2	00h
D08Fh	PMC0 Receive Data Store Register 3	PMC0DAT3	00h
D090h	PMC0 Receive Data Store Register 4	PMC0DAT4	00h
D091h	PMC0 Receive Data Store Register 5	PMC0DAT5	00h
D092h	PMC0 Receive Bit Count Register	PMC0RBIT	XX00 0000b
D093h			
D094h	DMC4 Hander Pottern Set Begister (Min)	PMC1HDPMIN —	0000 0000b
D095h	PMC1 Header Pattern Set Register (Min)	FINICTEDENTIN	XXXX X000b
D096h	DMC4 Hander Pottern Set Begister (May)	PMC1HDPMAX	0000 0000b
D097h	PMC1 Header Pattern Set Register (Max)	PINICTHOPINIAX	XXXX X000b
D098h	PMC1 Data 0 Pattern Set Register (Min)	PMC1D0PMIN	00h
D099h	PMC1 Data 0 Pattern Set Register (Max)	PMC1D0PMAX	00h
D09Ah	PMC1 Data 1 Pattern Set Register (Min)	PMC1D1PMIN	00h
D09Bh	PMC1 Data 1 Pattern Set Register (Max)	PMC1D1PMAX	00h
D09Ch	PMC1 Measurements Register	PMC1TIM —	00h
D09Dh	Trivio i ivieasurements Register	PIVICITIVI	00h
D09Eh			
D09Fh			

#### Note:

### 4.2 Notes on SFRs

### 4.2.1 Register Settings

Table 4.19 lists Registers with Write-Only Bits and registers whose function differs between reading and writing. Set these registers with immediate values. Do not use read-modify-write instructions. When establishing the next value by altering the existing value, write the existing value to the RAM as well as to the register. Transfer the next value to the register after making changes in the RAM. Read-modify-write instructions can be used when writing to the no register bits.

Table 4.19 Registers with Write-Only Bits

Address	Register	Symbol
0249h	UART0 Bit Rate Register	U0BRG
024Bh to 024Ah	UART0 Transmit Buffer Register	U0TB
0259h	UART1 Bit Rate Register	U1BRG
025Bh to 025Ah	UART1 Transmit Buffer Register	U1TB
0269h	UART2 Bit Rate Register	U2BRG
026Bh to 026Ah	UART2 Transmit Buffer Register	U2TB
0273h	SI/O3 Bit Rate Register	S3BRG
0277h	SI/O4 Bit Rate Register	S4BRG
0289h	UART5 Bit Rate Register	U5BRG
028Bh to 028Ah	UART5 Transmit Buffer Register	U5TB
0299h	UART6 Bit Rate Register	U6BRG
029Bh to 029Ah	UART6 Transmit Buffer Register	U6TB
02A9h	UART7 Bit Rate Register	U7BRG
02ABh to 02AAh	UART7 Transmit Buffer Register	U7TB
02B6h	I2C0 Control Register 1	S3D0
02B8h	I2C0 Status Register 0	S10
0303h to 0302h	Timer A1-1 Register	TA11
0305h to 0304h	Timer A2-1 Register	TA21
0307h to 0306h	Timer A4-1 Register	TA41
030Ah	Three-Phase Output Buffer Register 0	IDB0
030Bh	Three-Phase Output Buffer Register 1	IDB1
030Ch	Dead Time Timer	DTT
030Dh	Timer B2 Interrupt Generation Frequency Set Counter	ICTB2
0327h to 0326h	Timer A0 Register	TA0
0329h to 0328h	Timer A1 Register	TA1
032Bh to 032Ah	Timer A2 Register	TA2
032Dh to 032Ch	Timer A3 Register	TA3
032Fh to 032Eh	Timer A4 Register	TA4
037Dh	Watchdog Timer Refresh Register	WDTR
037Eh	Watchdog Timer Start Register	WDTS

Table 4.20 Read-Modify-Write Instructions

Function	Mnemonic
Transfer	MOVDir
Bit processing	BCLR, BMCnd, BNOT, BSET, BTSTC, and BTSTS
Shifting	ROLC, RORC, ROT, SHA, and SHL
Arithmetic operation	ABS, ADC, ADCF, ADD, DEC, DIV, DIVU, DIVX, EXTS, INC, MUL, MULU, NEG, SBB, and SUB
Decimal operation	DADC, DADD, DSBB, and DSUB
Logical operation	AND, NOT, OR, and XOR
Jump	ADJNZ, SBJNZ

### 5. Electrical Characteristics

## 5.1 Electrical Characteristics (Common to 3 V and 5 V)

## 5.1.1 Absolute Maximum Rating

Table 5.1 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated Value	Unit
V <sub>CC1</sub>	Supply voltage		$V_{CC1} = AV_{CC}$	-0.3 to 6.5	V
$V_{CC2}$	Supply voltage		$V_{CC1} = AV_{CC}$	$-0.3$ to $V_{\rm CC1}$ + 0.1 $^{(1)}$	V
$AV_{CC}$	Analog supply	voltage	$V_{CC1} = AV_{CC}$	-0.3 to 6.5	V
$V_{REF}$	Analog referen	ce voltage	$V_{CC1} = AV_{CC}$	$-0.3$ to $V_{\rm CC1}$ + 0.1 <sup>(1)</sup>	V
Vı	Input voltage	RESET, CNVSS, BYTE, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1 XIN		-0.3 to V <sub>CC1</sub> + 0.3 <sup>(1)</sup>	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		$-0.3$ to $V_{CC2}$ + $0.3$ <sup>(1)</sup>	V
		P7_0, P7_1, P8_5		-0.3 to 6.5	V
Vo	Output voltage	P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1 XOUT		$-0.3$ to $V_{CC1}$ + $0.3$ <sup>(1)</sup>	>
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		$-0.3$ to $V_{CC2}$ + $0.3$ <sup>(1)</sup>	V
		P7_0, P7_1, P8_5		-0.3 to 6.5	V
$P_d$	Power consum	ption	-40°C < T <sub>opr</sub> ≤ 85°C	300	mW
T <sub>opr</sub>	Operating temperature	When the MCU is operating Flash program erase	Program area Data area	-20 to 85/-40 to 85 0 to 60 -20 to 85/-40 to 85	°C
T <sub>stg</sub>	Storage tempe	I rature		-65 to 150	°C

Note:

1. Maximum value is 6.5 V.

## 5.1.2 Recommended Operating Conditions

Table 5.2 Recommended Operating Conditions (1/3)

 $V_{CC1} = V_{CC2} = 2.7$  to 5.5 V at  $T_{opr} = -20$ °C to 85°C/-40°C to 85°C unless otherwise specified.

Symbol		Parameter			Standard		Unit
•		i alametei		Min.	Тур.	Max.	Offic
V <sub>CC1</sub> ,	Supply volta	age $(V_{CC1} \ge V_{CC2})$	C function is not used	2.7	5.0	5.5	V
$V_{CC2}$		CE	C function is used	2.7		3.63	V
AV <sub>CC</sub>	Analog sup	oly voltage			V <sub>CC1</sub>		V
V <sub>SS</sub>	Supply volta	age			0		V
AV <sub>SS</sub>	Analog sup	oly voltage			0		V
V <sub>IH</sub>	High input voltage	P3_1 to P3_7, P4_0 to P4_7, P5_0 to I P12_0 to P12_7, P13_0 to P13_7	P5_7,	0.8V <sub>CC2</sub>		V <sub>CC2</sub>	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to I (in single-chip mode)	P2_7, P3_0	0.8V <sub>CC2</sub>		V <sub>CC2</sub>	V
	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (data input in memory expansion and microprocessor modes)			0.5V <sub>CC2</sub>		V <sub>CC2</sub>	V
		P6_0 to P6_7, P7_2 to P7_7, P8_0 to I P9_0 to P9_7, P10_0 to P10_7, P11_0 P14_1 XIN, RESET, CNVSS, BYTE		0.8V <sub>CC1</sub>		V <sub>CC1</sub>	V
		P7_0, P7_1, P8_5		0.8V <sub>CC1</sub>		6.5	V
		CEC		0.7V <sub>CC1</sub>			V
V <sub>IL</sub>	Low input voltage	P3_1 to P3_7, P4_0 to P4_7, P5_0 to I P12_0 to P12_7, P13_0 to P13_7	P5_7,	0		0.2V <sub>CC2</sub>	V
	remage	P0_0 to P0_7, P1_0 to P1_7, P2_0 to I (in single-chip mode)	P2_7, P3_0	0		0.2V <sub>CC2</sub>	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to I (data input in memory expansion and m	-	0		0.16V <sub>CC2</sub>	V
		P6_0 to P6_7, P7_0 to P7_7, P8_0 to I P10_0 to P10_7,P11_0 to P11_7, P14_ XIN, RESET, CNVSS, BYTE		0		0.2V <sub>CC1</sub>	V
		CEC				0.26V <sub>CC1</sub>	V
I <sub>OH(sum)</sub>	High peak output	Sum of I <sub>OH(peak)</sub> at P0_0 to P0_7, P1_0 P2_0 to P2_7	0 to P1_7,			-40.0	mA
	current	Sum of I <sub>OH(peak)</sub> at P3_0 to P3_7, P4_0 P5_0 to P5_7, P12_0 to P12_7, and P				-40.0	mA
		Sum of I <sub>OH(peak)</sub> at P6_0 to P6_7, P7_2 P8_0 to P8_4	2 to P7_7,			-40.0	mA
		Sum of I <sub>OH(peak)</sub> at P8_6, P8_7, P9_0 t P10_0 to P10_7, P11_0 to P11_7, P14				-40.0	mA
I <sub>OH(peak)</sub>	High peak output current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to I P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to I P9_0 to P9_7, P10_0 to P10_7, P11_0 P12_0 to P12_7, P13_0 to P13_7, P14	P8_4, P8_6, P8_7, to P11_7,			-10.0	mA
I <sub>OH(avg)</sub>	High average output current <sup>(1)</sup>	P0_0 to P0_7, P1_0 to P1_7, P2_0 to I P3_0 to P3_7, P4_0 to P4_7, P5_0 to I P6_0 to P6_7, P7_2 to P7_7, P8_0 to I P9_0 to P9_7, P10_0 to P10_7, P11_0 P12_0 to P12_7, P13_0 to P13_7, P14	P2_7, P5_7, P8_4, P8_6, P8_7, to P11_7,			-5.0	mA

<sup>1.</sup> The average output current is the mean value within 100 ms.

able 5.3 Recommended Operating Conditions (2/3)  $V_{CC1} = V_{CC2} = 2.7 \text{ to } 5.5 \text{ V at T}_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified.}$ 

Symbol	Parameter		Standard			Unit	
Symbol		·		Min.	Тур.	Max.	Ollic
I <sub>OL(sum)</sub>	Low peak output current	P2_0 to P2_	<sub>beak)</sub> at P0_0 to P0_7, P1_0 to P1_7, _7, P8_6, P8_7, P9_0 to P9_7, _0_7, P11_0 to P11_7, P14_0 to P14_1			80.0	mA
		P5_0 to P5_	<sub>beak)</sub> at P3_0 to P3_7, P4_0 to P4_7, _7, P6_0 to P6_7, P7_0 to P7_7, _5, P12_0 to P12_7, P13_0 to P13_7			80.0	mA
I <sub>OL(peak)</sub>	Low peak output current	P3_0 to P3_ P6_0 to P6_ P9_0 to P9_	_7, P1_0 to P1_7, P2_0 to P2_7, _7, P4_0 to P4_7, P5_0 to P5_7, _7, P7_0 to P7_7, P8_0 to P8_7, _7, P10_0 to P10_7, P11_0 to P11_7, _12_7, P13_0 to P13_7, P14_0, P14_1			10.0	mA
I <sub>OL(avg)</sub>	Low average output current (1)	P3_0 to P3_ P6_0 to P6_ P9_0 to P9_	7, P1_0 to P1_7, P2_0 to P2_7, _7, P4_0 to P4_7, P5_0 to P5_7, _7, P7_0 to P7_7, P8_0 to P8_7, _7, P10_0 to P10_7, P11_0 to P11_7, _12_7, P13_0 to P13_7, P14_0, P14_1			5.0	mA
f <sub>(XIN)</sub>	Main clock oscillation f	•	V <sub>CC1</sub> = 2.7 V to 5.5 V	2		20	MHz
f <sub>(XCIN)</sub>	Sub clock of	oscillation fre	quency		32.768	50	kHz
f <sub>(PLL)</sub>	PLL clock of frequency	oscillation	V <sub>CC1</sub> = 2.7 V to 5.5 V	10		32	MHz
f <sub>(BCLK)</sub>	CPU opera	tion clock		2		32	MHz
t <sub>SU(PLL)</sub>	PLL freque	•	V <sub>CC1</sub> = 5.0 V			2	ms
	synthesizer stabilization		V <sub>CC1</sub> = 3.0 V			3	ms

<sup>1.</sup> The average output current is the mean value within 100 ms.

#### Table 5.4 Recommended Operating Conditions (3/3) (1)

 $V_{CC1} = 2.7 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ and } T_{opr} = -20 ^{\circ}\text{C to } 85 ^{\circ}\text{C}/-40 ^{\circ}\text{C to } 85 ^{\circ}\text{C unless otherwise specified.}$  The ripple voltage must not exceed  $V_{r(VCC1)}$  and/or  $dV_{r(VCC1)}/dt$ .

Symbol	Parameter			Standard			
Symbol				Тур.	Max.	Unit	
$V_{r(VCC1)}$	Allowable ripple voltage	V <sub>CC1</sub> = 5.0 V			0.5	Vp-p	
		V <sub>CC1</sub> = 3.0 V			0.3	Vp-p	
$dV_{r(VCC1)}/dt$	Ripple voltage falling gradient	V <sub>CC1</sub> = 5.0 V			0.3	V/ms	
		V <sub>CC1</sub> = 3.0 V			0.3	V/ms	

### Note:

1. The device is operationally guaranteed under these operating conditions.




Figure 5.1 **Ripple Waveform** 

### 5.1.3 A/D Conversion Characteristics

### Table 5.5 A/D Conversion Characteristics (1/2) (1)

 $V_{CC1} = AV_{CC} = 3.0 \text{ to } 5.5 \text{ V} \geq V_{CC2} \geq V_{REF}, V_{SS} = AV_{SS} = 0 \text{ V at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified.}$ 

Symbol	Parameter		N	Measuring Condition		Standard		
Symbol	i alametei	r arameter		leasuring Condition	Min.	Тур.	Max.	Unit
-	Resolution		AV <sub>CC</sub> =	$V_{CC1} \ge V_{CC2} \ge V_{REF}$			10	Bits
I <sub>NL</sub>	Integral non-linearity error	10 bits	V <sub>CC1</sub> = 5.0 V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input (Note 2)			±3	LSB
			V <sub>CC1</sub> = 3.3 V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input (Note 2)			±3	LSB
			V <sub>CC1</sub> = 3.0 V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input (Note 2)			±3	LSB
-	Absolute accuracy	10 bits	V <sub>CC1</sub> = 5.0 V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input (Note 2)			±3	LSB
			V <sub>CC1</sub> = 3.3 V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input (Note 2)			±3	LSB
			V <sub>CC1</sub> = 3.0 V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input (Note 2)			±3	LSB

- 1. Use when  $AV_{CC} = V_{CC1}$ .
- 2. Flash memory rewrite disabled. Except for the analog input pin, set the pins to be measured as input ports and connect them to V<sub>SS</sub>. See Figure 5.2 "A/D Accuracy Measure Circuit".




Figure 5.2 A/D Accuracy Measure Circuit

Table 5.6 A/D Conversion Characteristics (2/2) (1)

 $V_{CC1} = AV_{CC} = 3.0 \text{ to } 5.5 \text{ V} \\ \ge V_{CC2} \\ \ge V_{REF}, V_{SS} = AV_{SS} \\ = 0 \text{ V at T}_{opr} \\ = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified.}$ 

Symbol	Param	octor	Measuring Condition	Standard			Unit
Symbol	1 didiffeter		Wicasaring Condition	Min.	Тур.	Max.	Offic
φAD	A/D operating clock	1	$4.0~\textrm{V} \leq \textrm{V}_{\textrm{CC1}} \leq 5.5~\textrm{V}$	2		25	MHz
	frequency	ANEX0 to ANEX1 input	$3.2 \text{ V} \le \text{V}_{CC1} \le 4.0 \text{ V}$	2		16	MHz
		Прис	$3.0 \text{ V} \le \text{V}_{\text{CC1}} \le 3.2 \text{ V}$	2		10	MHz
		AN0_0 to AN0_7	$4.0~\textrm{V} \leq \textrm{V}_{\textrm{CC2}} \leq 5.5~\textrm{V}$	2		25	MHz
	input, AN2_0 to AN2_7 input		$3.2 \text{ V} \le \text{V}_{CC2} \le 4.0 \text{ V}$	2		16	MHz
		$3.0 \text{ V} \le \text{V}_{CC2} \le 3.2 \text{ V}$	2		10	MHz	
-	Tolerance level impedance				3		kΩ
D <sub>NL</sub>	Differential non-linear	ity error	(4)			±1	LSB
-	Offset error		(4)			±3	LSB
-	Gain error		(4)			±3	LSB
t <sub>CONV</sub>	10-bit conversion time	Э	V <sub>CC1</sub> = 5 V, φAD = 25 MHz	1.60			μS
t <sub>SAMP</sub>	Sampling time			0.60			μS
$V_{REF}$	Reference voltage			3.0		V <sub>CC1</sub>	V
$V_{IA}$	Analog input voltage	(2), (3)		0		$V_{REF}$	V

#### Notes:

- 1. Use when  $AV_{CC} = V_{CC1}$ .
- 2. When  $V_{CC1} \ge V_{CC2}$ , set as below:

Analog input voltage (AN0 to AN7, ANEX0, and ANEX1)  $\leq$  V<sub>CC1</sub> Analog input voltage (AN0\_0 to AN0\_7 and AN2\_0 to AN2\_7)  $\leq$  V<sub>CC2</sub>.

- 3. When analog input voltage is over reference voltage, the result of A/D conversion is 3FFh.
- 4. Flash memory rewrite disabled. Except for the analog input pin, set the pins to be measured as input ports and connect them to V<sub>SS</sub>. See Figure 5.2 "A/D Accuracy Measure Circuit".

### 5.1.4 D/A Conversion Characteristics

#### Table 5.7 D/A Conversion Characteristics

 $V_{CC1} = AV_{CC} = V_{REF} = 3.0 \text{ to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V at } T_{opr} = -20 ^{\circ}\text{C to } 85 ^{\circ}\text{C}/-40 ^{\circ}\text{C to } 85 ^{\circ}\text{C unless otherwise specified.}$ 

Symbol	Parameter	Measuring Condition		Unit		
	Farameter	Weasuring Condition	Min.	Тур.	Max.	Offic
-	Resolution				8	Bits
-	Absolute Accuracy				2.5	LSB
t <sub>SU</sub>	Setup Time				3	μS
R <sub>O</sub>	Output Resistance		5	6	8.2	kΩ
I <sub>VREF</sub>	Reference Power Supply Input Current	See Notes 1 and 2			1.5	mA

- 1. This applies when using one D/A converter, with the D/A register for the unused D/A converter set to 00h.
- 2. The current consumption of the A/D converter is not included. Also, the I<sub>VREF</sub> of the D/A converter will flow even if the ADSTBY bit in the ADCON1 register is 0 (A/D operation stopped (standby)).

### 5.1.5 Flash Memory Electrical Characteristics

### Table 5.8 CPU Clock When Operating Flash Memory (f<sub>(BCLK)</sub>)

 $V_{CC1}$  = 2.7 to 5.5 V,  $T_{opr}$  = -20°C to 85°C/-40°C to 85°C unless otherwise specified.

Symbol	Parameter	Conditions		Unit		
Symbol	Faiametei	Conditions	Min.	Тур.	Max.	Offic
-	CPU rewrite mode				10 <sup>(1)</sup>	MHz
f(SLOW_R)	Slow read mode				5 (3)	MHz
-	Low current consumption read mode			fC(32.768)	35	kHz
-	Data flash read	$2.7 \text{ V} \le \text{V}_{CC1} \le 3.0 \text{ V}$			16 <sup>(2)</sup>	MHz
		$3.0 \text{ V} < \text{V}_{\text{CC1}} \le 5.5 \text{ V}$			20 (2)	MHz

#### Notes:

- 1. Set the PM17 bit in the PM1 register to 1 (one wait).
- 2. When the frequency is over this value, set the FMR17 bit in the FMR1 register to 0 (one wait) or the PM17 bit in the PM1 register to 1 (one wait)
- 3. Set the PM17 bit in the PM1 register to 1 (one wait). When using 125 kHz on-chip oscillator clock or sub clock as the CPU clock source, a wait is not necessary.

### Table 5.9 Flash Memory (Program ROM 1, 2) Electrical Characteristics

 $V_{CC1} = 2.7$  to 5.5 V at  $T_{opr} = 0$ °C to 60°C (option: -40°C to 85°C), unless otherwise specified.

Symbol	Parameter	Conditions	Standard			Unit
Symbol	i alametei	Conditions	Min.	Тур.	Max.	
-	Program and erase cycles (1), (3), (4)	$V_{CC1} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$	1,000 (2)			times
-	2 word program time	V <sub>CC1</sub> = 3.3 V, T <sub>opr</sub> = 25°C		150	4000	μS
-	Lock bit program time	$V_{CC1} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$		70	3000	μS
-	Block erase time	$V_{CC1} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$		0.2	3.0	S
-	Program, erase voltage		2.7		5.5	V
-	Read voltage	$T_{opr}$ = -20°C to 85°C/-40°C to 85°C	2.7		5.5	V
-	Program, erase temperature		0		60	°C
t <sub>PS</sub>	Flash memory circuit stabilization wait time				50	μS
-	Data hold time (6)	Ambient temperature = 55°C	20			year

- 1. Definition of program and erase cycles:
  - The program and erase cycles refer to the number of per-block erasures. If the program and erase cycles are n (n = 1,000), each block can be erased n times. For example, if a block is erased after writing 2 word data 16,384 times, each to a different address, this counts as one program and erase cycles. Data cannot be written to the same address more than once without erasing the block (rewrite prohibited).
- 2. Cycles to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. It is advisable to retain data on the erasure cycles of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact a Renesas Electronics sales office.
- 6. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.10 Flash Memory (Data Flash) Electrical Characteristics

 $V_{CC1}$  = 2.7 to 5.5 V at  $T_{opr}$  = -20 to 85°C/-40 to 85°C, unless otherwise specified.

Symbol	Parameter	Conditions		Unit		
Symbol	Falametei	Conditions	Min.	Тур.	Max.	Offic
-	Program and erase cycles (1), (3), (4)	$V_{CC1} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$	10,000 (2)			times
-	2 word program time	$V_{CC1} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$		300	4000	μS
-	Lock bit program time	$V_{CC1} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$		140	3000	μS
-	Block erase time	$V_{CC1} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$		0.2	3.0	S
-	Program, erase voltage		2.7		5.5	V
-	Read voltage		2.7		5.5	V
-	Program, erase temperature		-20/-40		85	°C
t <sub>PS</sub>	Flash memory circuit stabilization wait time				50	μS
-	Data hold time (6)	Ambient temperature = 55°C	20			year

- 1. Definition of program and erase cycles
  - The program and erase cycles refer to the number of per-block erasures.
  - If the program and erase cycles are n (n = 10,000), each block can be erased n times.
  - For example, if a 4 KB block is erased after writing 2 word data 1,024 times, each to a different address, this counts as one program and erase cycles. Data cannot be written to the same address more than once without erasing the block (rewrite prohibited).
- Cycles to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 256 groups before erasing them all in one operation. In addition, averaging the erasure cycles between blocks A and B can further reduce the actual erasure cycles. It is also advisable to retain data on the erasure cycles of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact a Renesas Electronics sales office.
- 6. The data hold time includes time that the power supply is off or the clock is not supplied.

### 5.1.6 Voltage Detector and Power Supply Circuit Electrical Characteristics

#### Table 5.11 Voltage Detector 0 Electrical Characteristics

The measurement condition is  $V_{CC1} = 2.7$  to 5.5 V,  $T_{opr} = -20^{\circ}$ C to 85°C/-40°C to 85°C, unless otherwise specified.

Symbol	Parameter	Condition	Ç	Standard	t	Unit
Symbol	i didiffeter	Condition	Min.	Тур.	Max.	Offic
V <sub>det0</sub>	Voltage detection level Vdet0_0 (1)	When V <sub>CC1</sub> is falling.	1.60	1.90	2.20	V
	Voltage detection level Vdet0_2 (1)	When V <sub>CC1</sub> is falling.	2.55	2.85	3.15	V
-	Voltage detector 0 response time (3)	When V <sub>CC1</sub> falls from 5 V to (Vdet0_0 - 0.1) V			200	μS
-	Voltage detector self power consumption	VC25 = 1, V <sub>CC1</sub> = 5.0 V		1.8		μΑ
t <sub>d(E-A)</sub>	Waiting time until voltage detector operation starts (2)				100	μS

#### Notes:

- 1. Select the voltage detection level with the VDSEL1 bit in the OFS1 address.
- Necessary time until the voltage detector operates when setting to 1 again after setting the VC25 bit in the VCR2 register to 0.
- 3. Time from when passing the  $V_{\mbox{\scriptsize det0}}$  until when a voltage monitor 0 reset is generated.

#### Table 5.12 Voltage Detector 1 Electrical Characteristics

The measurement condition is  $V_{CC1}$  = 2.7 to 5.5 V,  $T_{opr}$  = -20°C to 85°C/-40°C to 85°C, unless otherwise specified.

Symbol	Parameter	Condition	,	Standard	b	Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
V <sub>det1</sub>	Voltage detection level Vdet1_6 (1)	When V <sub>CC1</sub> is falling.	2.79	3.09	3.39	V
	Voltage detection level Vdet1_B (1)	When V <sub>CC1</sub> is falling.	3.54	3.84	4.14	V
	Voltage detection level Vdet1_F (1)	When V <sub>CC1</sub> is falling.	3.94	4.44	4.94	V
-	Hysteresis width when V <sub>CC1</sub> of voltage detector 1 is rising			0.15		V
-	Voltage detector 1 response time (3)	When V <sub>CC1</sub> falls from 5 V to (Vdet1_0 - 0.1) V			200	μS
-	Voltage detector self power consumption	VC26 = 1, V <sub>CC1</sub> = 5.0 V		1.8		μΑ
t <sub>d(E-A)</sub>	Waiting time until voltage detector operation starts (2)				100	μS

- 1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- Necessary time until the voltage detector operates when setting to 1 again after setting the VC26 bit in the VCR2 register to 0.
- 3. Time from when passing the  $V_{det1}$  until when a voltage monitor 1 reset is generated.

**Table 5.13 Voltage Detector 2 Electrical Characteristics** 

The measurement condition is  $V_{CC1}$  = 2.7 to 5.5 V,  $T_{opr}$  = -20°C to 85°C/-40°C to 85°C, unless otherwise specified.

Symbol	Parameter	Condition	;	d	Unit	
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Offic
V <sub>det2</sub>	Voltage detection level Vdet2_0	When V <sub>CC1</sub> is falling	3.50	4.00	4.50	V
-	Hysteresis width at the rising of V <sub>CC1</sub> in voltage detector 2			0.15		V
-	Voltage detector 2 response time (2)	When V <sub>CC1</sub> falls from 5 V to (Vdet2_0 - 0.1) V			200	μS
-	Voltage detector self power consumption	VC27 = 1, V <sub>CC1</sub> = 5.0 V		1.8		μΑ
t <sub>d(E-A)</sub>	Waiting time until voltage detector operation starts (1)				100	μS

#### Notes:

- Necessary time until the voltage detector operates after setting to 1 again after setting the VC27 bit in the VCR2 register to 0.
- 2. Time from when passing the V<sub>det2</sub> until when a voltage monitor 2 reset is generated.

#### Table 5.14 Power-On Reset Circuit

The measurement condition is  $V_{CC1}$  = 2.0 to 5.5 V,  $T_{opr}$  = -20°C to 85°C/ -40°C to 85°C, unless otherwise specified.

t <sub>rth</sub> E	Parameter	Condition	,	Unit			
Symbol	i alametei	Condition	Min.	Тур.	Max.	Offic	
V <sub>por1</sub>	Voltage at which power-on reset enabled <sup>(1)</sup>				0.1	V	
t <sub>rth</sub>	External power V <sub>CC1</sub> rise gradient		2.0		50000	mV/ms	
t <sub>w(por)</sub>	Time necessary to enable power-on reset		300			ms	

#### Note:

 To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS1 address to 0. Also, set the VDSEL1 bit to 0 (Vdet0\_2).




Figure 5.3 Power-On Reset Circuit Electrical Characteristics

Table 5.15 Power Supply Circuit Timing Characteristics

The measurement condition is  $V_{CC1}$  = 2.7 to 5.5 V and  $T_{opr}$  = 25°C, unless otherwise specified.

	Parameter	Condition	5	Unit		
Symbol	i didiffetei	Condition	Min.	Тур.	Max.	Onne
t <sub>d(P-R)</sub>	Internal power supply stability time when power is on (1)				5	ms
t <sub>d(R-S)</sub>	STOP release time				150	μS
t <sub>d(W-S)</sub>	Low power mode wait mode release time				150	μS

#### Note:

1. Waiting time until the internal power supply generator stabilizes when power is on.




Figure 5.4 Power Supply Circuit Timing Diagram

#### 5.1.7 Oscillator Electrical Characteristics

#### Table 5.16 40 MHz On-Chip Oscillator Electrical Characteristics (1/2)

R5F36506NFA, R5F36506NFB, R5F36506DFA, R5F36506DFB, R5F3651ENFC, R5F3650ENFA, R5F3650ENFB, R5F3651EDFC, R5F3650EDFA, R5F3650EDFB, R5F3651KNFC, R5F3650KNFA, R5F3650KNFB, R5F3651KDFC, R5F3650KDFB, R5F3650KDFA, R5F3651MNFC, R5F3650MNFA, R5F3650MNFB, R5F3651MDFC, R5F3650MDFA, R5F3650MDFB, R5F3651NDFC, R5F3650NDFA, R5F3650NDFB

 $V_{CC1}$  = 2.7 to 5.5 V,  $T_{opr}$  = -20°C to 85°C/-40°C to 85°C, unless otherwise specified.

tsu(f <sub>OCO40M</sub> ) Wait	Parameter	Condition	5	Unit		
		Condition	Min.	Тур.	Max.	Offic
f <sub>OCO40M</sub>	40 MHz on-chip oscillator frequency	Average frequency in a 10 ms period	36	40	44	MHz
	Wait time until 40 MHz on-chip oscillator stabilizes				2	ms

### Table 5.17 40 MHz On-Chip Oscillator Electrical Characteristics (2/2)

R5F3651RNFC, R5F3650RNFA, R5F3650RNFB, R5F3651RDFC, R5F3650RDFA, R5F3650RDFB, R5F3651TNFC, R5F3650TNFA, R5F3650TNFB, R5F3651TDFC, R5F3650TDFA, R5F3650TDFB  $V_{CC1} = 2.7 \text{ to } 5.5 \text{ V, } T_{opr} = -20 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C} / -40 ^{\circ}\text{C} \text{ to } 85 ^$ 

Symbol	Parameter	Condition	9	Unit		
Symbol		Condition	Min.	Тур.	Max.	OTIL
f <sub>OCO40M</sub>		Average frequency in a 10 ms period 2.7 V $\leq$ V <sub>CC1</sub> $<$ 5.5 V, T <sub>opr</sub> = 25°C	36	40	44	MHz
		Average frequency in a 10 ms period	1	40	60	MHz
tsu(f <sub>OCO40M</sub> )	Wait time until 40 MHz on-chip oscillator stabilizes				2	ms

### Table 5.18 125 kHz On-Chip Oscillator Electrical Characteristics

 $V_{CC1}$  = 2.7 to 5.5 V,  $T_{opr}$  = -20°C to 85°C/-40°C to 85°C, unless otherwise specified.

Symbol	Parameter	Condition	5	Unit		
	r didiliotoi	Condition	Min.	Тур.	Max.	Oille
f <sub>OCO-S</sub>	125 kHz on-chip oscillator frequency	Average frequency in a 10 ms period	100	125	150	kHz
( 000-0/	Wait time until 125 kHz on-chip oscillator stabilizes				20	μS

## 5.2 Electrical Characteristics ( $V_{CC1} = V_{CC2} = 5 \text{ V}$ )

### **5.2.1** Electrical Characteristics

 $V_{CC1} = V_{CC2} = 5 \text{ V}$ 

Table 5.19 Electrical Characteristics (1) (1)

 $V_{CC1} = V_{CC2} = 4.2$  to 5.5 V,  $V_{SS} = 0$  V at  $T_{opr} = -20^{\circ}$ C to 85°C/ $-40^{\circ}$ C to 85°C,  $f_{(BCLK)} = 32$  MHz unless otherwise specified.

Symbol		Parameter		Measuring	Star	ndard		Unit
Symbol		Farameter		Condition	Min.	Тур.	Max.	Offic
V <sub>OH</sub>	High output voltage	P6_0 to P6_7, P7_2 to P8_6, P8_7, P9_0 to P11_0 to P11_7, P14_	P9_7, P10_0 to P10_7,	I <sub>OH</sub> = -5 mA	V <sub>CC1</sub> – 2.0		V <sub>CC1</sub>	V
		P0_0 to P0_7, P1_0 to P3_0 to P3_7, P4_0 to P12_0 to P12_7, P13_	P4_7, P5_0 to P5_7,	I <sub>OH</sub> = -5 mA	V <sub>CC2</sub> – 2.0		V <sub>CC2</sub>	
V <sub>OH</sub>	High output voltage	P6_0 to P6_7, P7_2 to P8_6, P8_7, P9_0 to P11_0 to P11_7, P14_	P9_7, P10_0 to P10_7,	I <sub>OH</sub> = -200 μA	V <sub>CC1</sub> - 0.3		V <sub>CC1</sub>	V
		P0_0 to P0_7, P1_0 to P3_0 to P3_7, P4_0 to P12_0 to P12_7, P13_	P4_7, P5_0 to P5_7,	I <sub>OH</sub> = -200 μA	V <sub>CC2</sub> - 0.3		V <sub>CC2</sub>	
$V_{OH}$	High output	voltage XOUT	HIGH POWER	$I_{OH} = -1 \text{ mA}$	V <sub>CC1</sub> – 2.0		$V_{CC1}$	V
			LOW POWER	$I_{OH} = -0.5 \text{ mA}$	V <sub>CC1</sub> – 2.0		$V_{CC1}$	
	High output	voltage XCOUT	HIGH POWER	With no load applied		2.6		V
			LOW POWER	With no load applied		2.2		
V <sub>OL</sub>	Low output voltage	P6_0 to P6_7, P7_0 to P9_0 to P9_7, P10_0 P11_0 to P11_7, P14_	to P10_7,	I <sub>OL</sub> = 5 mA			2.0	V
		P0_0 to P0_7, P1_0 to P3_0 to P3_7, P4_0 to P12_0 to P12_7, P13_	P4_7, P5_0 to P5_7,	I <sub>OL</sub> = 5 mA			2.0	
V <sub>OL</sub>	Low output voltage	P6_0 to P6_7, P7_0 to P9_0 to P9_7, P10_0 P11_0 to P11_7, P14_	to P10_7,	I <sub>OL</sub> = 200 μA			0.45	V
		P0_0 to P0_7, P1_0 to P3_0 to P3_7, P4_0 to P12_0 to P12_7, P13_	P4_7, P5_0 to P5_7,	I <sub>OL</sub> = 200 μA			0.45	
$V_{OL}$	Low output	voltage XOUT	HIGH POWER	I <sub>OL</sub> = 1 mA			2.0	V
	Low output voltage XCOUT I		LOW POWER	I <sub>OL</sub> = 0.5 mA			2.0	
			HIGH POWER	With no load applied		0		V
			LOW POWER	With no load applied		0		

Note:

1. When  $V_{CC1} \neq V_{CC2}$ , refer to 5 V or 3 V standard depending on the voltage.

 $V_{CC1} = V_{CC2} = 5 \text{ V}$ 

Table 5.20 Electrical Characteristics (2) (1)

 $V_{CC1} = V_{CC2} = 4.2 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V at } T_{opr} = -20^{\circ} \text{C to } 85^{\circ} \text{C} / -40^{\circ} \text{C to } 85^{\circ} \text{C}, f_{(BCLK)} = 32 \text{ MHz unless otherwise specified.}$ 

Symbol		Parameter	Measuring	Sta	andard		Unit
Symbol		Farameter	Condition	Min.	Тур.	Max.	Offic
V <sub>T+</sub> - V <sub>T-</sub>	Hysteresis	HOLD, RDY, TA0IN to TA4IN, TB0IN to TB5IN, INTO to INT7, NMI, ADTRG, CTS0 to CTS2, CTS5 to CTS7, SCL0 to SCL2, SCL5 to SCL7, SDA0 to SDA2, SDA5 to SDA7, CLK0 to CLK7, TA0OUT to TA4OUT, KIO to KI3, RXD0 to RXD2, RXD5 to RXD7, SIN3, SIN4, \$\overline{SD}\$, PMC0, PMC1, SCLMM, SDAMM, CEC, ZP, IDU, IDV, IDW		0.5		2.0	V
$V_{T+} - V_{T-}$	Hysteresis	RESET		0.5		2.5	V
I <sub>IH</sub>	High input current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 XIN, RESET, CNVSS, BYTE	V <sub>I</sub> = 5 V			5.0	μА
I <sub>IL</sub>	Low input current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 XIN, RESET, CNVSS, BYTE	V <sub>I</sub> = 0 V			-5.0	μА
R <sub>PULLUP</sub>	Pull-up resistance	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1	V <sub>I</sub> = 0 V	30	50	100	kΩ
R <sub>fXIN</sub>	Feedback re	esistance XIN			1.5		МΩ
$V_{RAM}$	RAM retenti	on voltage	In stop mode	1.8			V

Note:

1. When  $V_{CC1} \neq V_{CC2}$ , refer to 5 V or 3 V standard depending on the voltage.

 $V_{CC1} = V_{CC2} = 5 V$ 

#### **Table 5.21**

able 5.21 Electrical Characteristics (3)
R5F36506NFA, R5F36506NFB, R5F36506DFA, R5F3650ENFA, R5F3650ENFB, R5F3650EDFA,

 $V_{CC1} = V_{CC2} = 4.2 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V at } T_{opr} = -20 ^{\circ}\text{C to } 85 ^{\circ}\text{C} / -40 ^{\circ}\text{C to } 85 ^{\circ}\text{C}, f_{(BCLK)} = 32 \text{ MHz unless otherwise specified.}$ 

Symbol	Parameter		Measuring Condition	Min.	Standard Typ.	Max.	Un
fXCIN	Feedback resistance			IVIII I.		IVIAX.	
TXCIN	XCIN				8		Mg
C	Power supply current	High-speed mode	$f_{(BCLK)} = 32 \text{ MHz}$				
			XIN = 4 MHz (square wave), PLL multiplied by 8		24.0		m
	In single-chip, mode,		125 kHz on-chip oscillator stopped				
	the output pin are		f <sub>(BCLK)</sub> =32 MHz, A/D conversion				
	open and other pins		XIN = 4 MHz (square wave), PLL multiplied by 8		24.7		m
	are V <sub>SS</sub>		125 kHz on-chip oscillator stopped				
			f <sub>(BCLK)</sub> = 20 MHz				
			XIN = 20 MHz (square wave)		16.0		m
			125 kHz on-chip oscillator stopped		10.0		'''
		40 MHz on-chip	Main clock stopped				
		oscillator mode	40 MHz on-chip oscillator on,				
		Oscillator mode			17.0		m
			divide-by-4 ( $f_{(BCLK)} = 10 \text{ MHz}$ )				
		405 lille on abin	125 kHz on-chip oscillator stopped				-
		125 kHz on-chip	Main clock stopped				
		oscillator mode	40 MHz on-chip oscillator stopped,		500.0		μ
			125 kHz on-chip oscillator on, no division				'
		1	FMR22 = 1 (slow read mode)				-
		Low-power mode	$f_{(BCLK)} = 32 \text{ kHz}$				
			In low-power mode		160.0		μ
			FMR22 = FMR23 = 1				'
			On flash memory <sup>(1)</sup>				
			$f_{(BCLK)} = 32 \text{ kHz}$				
			In low-power mode		45.0		μ
			On RAM (1)				
		Wait mode	Main clock stopped				
			40 MHz on-chip oscillator stopped				
			125 kHz on-chip oscillator on		20.0		μ
			Peripheral clock operating				١,
			$T_{opr} = 25^{\circ}C$				
			f <sub>(BCLK)</sub> = 32 kHz (oscillation capacity High)				
			40 MHz on-chip oscillator stopped				
			125 kHz on-chip oscillator stopped		11.0		μ
			Peripheral clock operating		11.0		۲
			T <sub>opr</sub> = 25°C				
			f <sub>(BCLK)</sub> = 32 kHz (oscillation capacity Low)				-
			40 MHz on-chip oscillator stopped		0.0		
			125 kHz on-chip oscillator stopped		6.0		ħ
			Peripheral clock operating				
			T <sub>opr</sub> = 25°C				
		Stop mode	Main clock stopped				
			40 MHz on-chip oscillator stopped				
			125 kHz on-chip oscillator stopped		1.7		μ
			Peripheral clock stopped				
			$T_{opr} = 25^{\circ}C$		ļ		
		During flash	$f_{(BCLK)} = 10 \text{ MHz}, \text{ PM17} = 1 \text{ (one wait)}$		20.0		_
		memory program	V <sub>CC1</sub> = 5.0 V		20.0		m
		During flash	f <sub>(BCLK)</sub> = 10 MHz, PM17 = 1 (one wait)		l		t
	1	memory erase	V <sub>CC1</sub> = 5.0 V	1	30.0		n

Note: 1.



This indicates the memory in which the program to be executed exists.

 $V_{CC1} = V_{CC2} = 5 \text{ V}$ 

### Table 5.22 Electrical Characteristics (4)

R5F3651ENFC, R5F3651EDFC, R5F3651KNFC, R5F3650KNFA, R5F3650KNFB, R5F3651KDFC, R5F3650KDFB, R5F3650KDFA, R5F3650MNFC, R5F3650MNFA, R5F3650MNFB, R5F3651MDFC, R5F3650MDFA, R5F3650MDFB, R5F3651NNFC, R5F3650NNFA, R5F3650NNFB, R5F3651NDFC, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3650NDFA, R5F3650NDFA, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3

Symbol	Parameter		Measuring Condition	Min.	Standard Typ.	Max.	Un
R <sub>fXCIN</sub>	Feedback resistance			IVIIII.	8 8	IVIAX.	Mg
	XCIN	I.P. de annual de ante	II. OO MUL				1413
CC	Power supply current	Hign-speed mode	$f_{(BCLK)} = 32 \text{ MHz}$		00.0		
			XIN = 4 MHz (square wave), PLL multiplied by 8		26.0		m/
	In single-chip, mode,		125 kHz on-chip oscillator stopped				
	the output pin are		f <sub>(BCLK)</sub> = 32 MHz, A/D conversion		07.0		
	open and other pins		XIN = 4 MHz (square wave), PLL multiplied by 8		27.0		m.
	are V <sub>SS</sub>		125 kHz on-chip oscillator stopped				
			f <sub>(BCLK)</sub> = 20 MHz		47.0		
			XIN = 20 MHz (square wave)		17.0		m
		40 MHz on ohin	125 kHz on-chip oscillator stopped				
		40 MHz on-chip	Main clock stopped				
		oscillator mode	40 MHz on-chip oscillator on,		18.0		m
			divide-by-4 (f(BCLK) = 10 MHz) 125 kHz on-chip oscillator stopped				
		125 kHz on-chip	Main clock stopped				<u> </u>
		oscillator mode	40 MHz on-chip oscillator stopped				
		osomator mode	125 kHz on-chip oscillator on, no division		550.0		μ
			FMR22 = 1 (slow read mode)				
		Low-power mode	f <sub>(BCLK)</sub> = 32 kHz				
		'	In low-power mode				
			FMR22 = FMR23 = 1		170.0		μ
			on flash memory (1)				
			f <sub>(BCLK)</sub> = 32 kHz				
			In low-power mode		45.0		ļ
			on RAM (1)		40.0		P
		Wait mode	Main clock stopped				
		vvait mode	40 MHz on-chip oscillator stopped				
			125 kHz on-chip oscillator on		20.5		ļ
			Peripheral clock operating		20.0		۲
			T <sub>opr</sub> = 25°C				
			f <sub>(BCLK)</sub> = 32 kHz (oscillation capacity High)				
			40 MHz on-chip oscillator stopped				
			125 kHz on-chip oscillator stopped		11.0		ļ
			Peripheral clock operating		11.0		١,
			T <sub>opr</sub> = 25°C				
			f <sub>(BCLK)</sub> = 32 kHz (oscillation capacity low)				<u> </u>
			40 MHz on-chip oscillator stopped				
			125 kHz on-chip oscillator stopped		6.0		ŀ
			Peripheral clock operating		0.0		ŀ
			T <sub>opr</sub> = 25°C				
		Stop mode	Main clock stopped				<u> </u>
		Stop mode	40 MHz on-chip oscillator stopped				
			125 kHz on-chip oscillator stopped		1.7		١
			Peripheral clock stopped		1.7		μ
			T <sub>opr</sub> = 25°C				
		During flash memory	$f_{\text{(BCLK)}} = 10 \text{ MHz}, \text{ PM17} = 1 \text{ (one wait)}$				<u> </u>
		program			20.0		m
		l. •	$V_{CC1} = 5.0 \text{ V}$				<u> </u>
		During flash memory	$f_{(BCLK)} = 10 \text{ MHz}, \text{ PM17} = 1 \text{ (one wait)}$		30.0		m
		erase	$V_{CC1} = 5.0 \text{ V}$		- 3.0		١

1. This indicates the memory in which the program to be executed exists.



 $V_{CC1} = V_{CC2} = 5 V$ 

### Table 5.23 Electrical Characteristics (5)

R5F3651RNFC, R5F3650RNFA, R5F3650RNFB, R5F3651RDFC, R5F3650RDFA, R5F3650RDFB, R5F3651TNFC, R5F3650TNFA, R5F3650TNFB, R5F3651TDFC, R5F3650TDFA, R5F3650TDFB

 $V_{CC1} = V_{CC2} = 4.2$  to 5.5 V,  $V_{SS} = 0$  V at  $T_{opr} = -20$  to 85°C/-40 to 85°C,  $f_{(BCLK)} = 32$  MHz unless otherwise specified.

Symbol	Parameter		Measuring Condition		Standar		Unit
			mododing Condition	Min.	Тур.	Max.	OTIIL
R <sub>fXCIN</sub>	Feedback resistance XCIN				15		МΩ
cc	Power supply current In single-chip, mode,	High-speed mode	f <sub>(BCLK)</sub> = 32 MHz XIN = 4 MHz (square wave), PLL multiplied by 8 125 kHz on-chip oscillator stopped		32.0		mA
	the output pin are open and other pins are V <sub>SS</sub>		f <sub>(BCLK)</sub> = 32 MHz, A/D conversion XIN = 4 MHz (square wave), PLL multiplied by 8 125 kHz on-chip oscillator stopped		32.7		mA
			f <sub>(BCLK)</sub> = 20 MHz XIN = 20 MHz (square wave) 125 kHz on-chip oscillator stopped		21.0		mA
		40 MHz on-chip oscillator mode	Main clock stopped 40 MHz on-chip oscillator on, divide-by-4 (f(BCLK) = 10 MHz) 125 kHz on-chip oscillator stopped		23.0		mA
		125 kHz on-chip oscillator mode	Main clock stopped 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator on, no division FMR22 = 1 (slow read mode)		750.0		μА
Wa		Low-power mode	f <sub>(BCLK)</sub> = 32 kHz In low-power mode FMR22 = FMR23 = 1 on flash memory <sup>(1)</sup>		250.0		μА
			f <sub>(BCLK)</sub> = 32 kHz In low-power mode on RAM <sup>(1)</sup>		45.0		μА
	Wait mode	Main clock stopped 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator on Peripheral clock operating T <sub>opr</sub> = 25°C		21.0		μА	
			f <sub>(BCLK)</sub> = 32 kHz (oscillation capacity High) 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator stopped Peripheral clock operating T <sub>opr</sub> = 25°C		11.0		μА
			f <sub>(BCLK)</sub> = 32 kHz (oscillation capacity Low) 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator stopped Peripheral clock operating T <sub>opr</sub> = 25°C		6.0		μА
		Stop mode	Main clock stopped 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator stopped Peripheral clock stopped Topr = 25°C		1.7		μА
		During flash memory program	$f_{(BCLK)}$ = 10 MHz, PM17 = 1 (one wait) $V_{CC1}$ = 5.0 V		20.0		mA
		During flash memory erase	$f_{(BCLK)}$ = 10 MHz, PM17 = 1 (one wait) $V_{CC1}$ = 5.0 V		30.0		mA

Note:

1. This indicates the memory in which the program to be executed exists.



$$V_{CC1} = V_{CC2} = 5 \text{ V}$$

### **5.2.2** Timing Requirements (Peripheral Functions and Others)

 $(V_{CC1} = V_{CC2} = 5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified})$ 

## 5.2.2.1 Reset Input (RESET Input)

### Table 5.24 Reset Input (RESET Input)

Symbol	Parameter	Stan	Unit	
	i arameter	Min.	Max.	Offic
t <sub>w(RSTL)</sub>	RESET input low pulse width	10		μS




Figure 5.5 Reset Input (RESET Input)

## 5.2.2.2 External Clock Input

Table 5.25 External Clock Input (XIN Input) (1)

Symbol	Parameter	Stan	Unit	
	T drameter	Min.	Max.	Offic
t <sub>c</sub>	External clock input cycle time	50		ns
t <sub>w(H)</sub>	External clock input high pulse width	20		ns
t <sub>w(L)</sub>	External clock input low pulse width	20		ns
t <sub>r</sub>	External clock rise time		9	ns
t <sub>f</sub>	External clock fall time		9	ns

Note:

1. The condition is  $V_{CC1} = V_{CC2} = 3.0$  to 5.0 V.




Figure 5.6 External Clock Input (XIN Input)

$$V_{CC1} = V_{CC2} = 5 \text{ V}$$

 $(V_{CC1} = V_{CC2} = 5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified})$ 

### 5.2.2.3 Timer A Input

Table 5.26 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
	i didiletei	Min.	Max.	Offic
t <sub>c(TA)</sub>	TAilN input cycle time	100		ns
t <sub>w(TAH)</sub>	TAilN input high pulse width	40		ns
t <sub>w(TAL)</sub>	TAilN input low pulse width	40		ns

#### Table 5.27 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter Mir	Stan	Standard	
		Min.	Max.	Unit
t <sub>c(TA)</sub>	TAilN input cycle time	400		ns
t <sub>w(TAH)</sub>	TAilN input high pulse width	200		ns
t <sub>w(TAL)</sub>	TAilN input low pulse width	200		ns

Table 5.28 Timer A Input (External Trigger Input in One-Shot Timer Mode)

Symbol	Parameter	Standard		Unit	
	i alametei	Min.	Max.	Offic	
$t_{c(TA)}$	TAilN input cycle time	200		ns	
t <sub>w(TAH)</sub>	TAilN input high pulse width	100		ns	
t <sub>w(TAL)</sub>	TAilN input low pulse width	100		ns	

Table 5.29 Timer A Input (External Trigger Input in Pulse Width Modulation Mode and Programmable Output Mode)

Symbol	Parameter	Standard		Unit
	i alametei	Min.	Max.	Offic
$t_{w(TAH)}$	TAilN input high pulse width	100		ns
t <sub>w(TAL)</sub>	TAilN input low pulse width	100		ns




Figure 5.7 Timer A Input

$$V_{CC1} = V_{CC2} = 5 \text{ V}$$

 $(V_{CC1} = V_{CC2} = 5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified})$ 

Table 5.30 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
$t_{c(TA)}$	TAilN input cycle time	800		ns
t <sub>su(TAIN-TAOUT)</sub>	TAiOUT input setup time	200		ns
t <sub>su(TAOUT-TAIN)</sub>	TAilN input setup time	200		ns




Figure 5.8 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

$$V_{CC1} = V_{CC2} = 5 V$$

 $(V_{CC1} = V_{CC2} = 5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified})$ 

### 5.2.2.4 Timer B Input

Table 5.31 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter	ndard	Unit	
	Falametei	Min.	Max.	Unit
t <sub>c(TB)</sub>	TBiIN input cycle time (counted on one edge)	100		ns
t <sub>w(TBH)</sub>	TBilN input high pulse width (counted on one edge)	40		ns
t <sub>w(TBL)</sub>	TBilN input low pulse width (counted on one edge)	40		ns
t <sub>c(TB)</sub>	TBilN input cycle time (counted on both edges)	200		ns
t <sub>w(TBH)</sub>	TBilN input high pulse width (counted on both edges)	80		ns
t <sub>w(TBL)</sub>	TBilN input low pulse width (counted on both edges)	80		ns

Table 5.32 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
$t_{c(TB)}$	TBiIN input cycle time	400		ns
t <sub>w(TBH)</sub>	TBiIN input high pulse width	200		ns
t <sub>w(TBL)</sub>	TBiIN input low pulse width	200		ns

Table 5.33 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
$t_{c(TB)}$	TBiIN input cycle time	400		ns
t <sub>w(TBH)</sub>	TBiIN input high pulse width	200		ns
t <sub>w(TBL)</sub>	TBiIN input low pulse width	200		ns




Figure 5.9 Timer B Input

$$V_{CC1} = V_{CC2} = 5 \text{ V}$$

 $(V_{CC1} = V_{CC2} = 5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified})$ 

### 5.2.2.5 Serial Interface

Table 5.34 Serial Interface

Symbol	Parameter	Standard		Unit
Symbol	Falantelei	Min.	Max.	Offic
t <sub>c(CK)</sub>	CLKi input cycle time	200		ns
t <sub>w(CKH)</sub>	CLKi input high pulse width	100		ns
t <sub>w(CKL)</sub>	CLKi input low pulse width	100		ns
t <sub>d(C-Q)</sub>	TXDi output delay time		80	ns
t <sub>h(C-Q)</sub>	TXDi hold time	0		ns
t <sub>su(D-C)</sub>	RXDi input setup time	70		ns
t <sub>h(C-D)</sub>	RXDi input hold time	90		ns




Figure 5.10 Serial Interface

# 5.2.2.6 External Interrupt INTi Input

Table 5.35 External Interrupt INTi Input

	Symbol	Parameter	Standard		Unit
			Min.	Max.	Offic
	t <sub>w(INH)</sub>	INTi input high pulse width	250		ns
	t <sub>w(INL)</sub>	INTi input low pulse width	250		ns




Figure 5.11 External Interrupt INTi Input

$$V_{CC1} = V_{CC2} = 5 V$$

 $(V_{CC1} = V_{CC2} = 5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified})$ 

## 5.2.2.7 Multi-master I<sup>2</sup>C-bus

Table 5.36 Multi-master I<sup>2</sup>C-bus

Symbol	Parameter	Standard C	Clock Mode	Fast-	mode	Unit
Symbol	Falametei	Min.	Max.	Min.	Max.	Offic
t <sub>BUF</sub>	Bus free time	4.7		1.3		μS
t <sub>HD;STA</sub>	Hold time in start condition	4.0		0.6		μS
t <sub>LOW</sub>	Hold time in SCL clock 0 status	4.7		1.3		μS
t <sub>R</sub>	SCL, SDA signals' rising time		1000	20 + 0.1 Cb	300	ns
t <sub>HD;DAT</sub>	Data hold time	0		0	0.9	μS
t <sub>HIGH</sub>	Hold time in SCL clock 1 status	4.0		0.6		μS
f <sub>F</sub>	SCL, SDA signals' falling time		300	20 + 0.1 Cb	300	ns
t <sub>su;DAT</sub>	Data setup time	250		100		ns
t <sub>su;STA</sub>	Setup time in restart condition	4.7		0.6		μS
t <sub>su;STO</sub>	Stop condition setup time	4.0		0.6		μS




Figure 5.12 Multi-master I<sup>2</sup>C-bus

$$V_{CC1} = V_{CC2} = 5 \text{ V}$$

 $(V_{CC1} = V_{CC2} = 5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified})$ 

# 5.2.3 Timing Requirements (Memory Expansion Mode and Microprocessor Mode)

Table 5.37 Memory Expansion Mode and Microprocessor Mode

Cymphol	Parameter	Stan	dard	Unit	
Symbol	Parameter	Min.	Max.	Unit	
t <sub>ac1(RD-DB)</sub>	Data input access time (for setting with no wait)		(Note 1)	ns	
t <sub>ac2(RD-DB)</sub>	Data input access time (for setting with 1 to 3 waits)		(Note 2)	ns	
t <sub>ac3(RD-DB)</sub>	Data input access time (when accessing multiplex bus area)		(Note 3)	ns	
t <sub>ac4(RD-DB)</sub>	Data input access time (for setting with 2φ + 3φ or more)		(Note 4)	ns	
t <sub>su(DB-RD)</sub>	Data input setup time	40		ns	
t <sub>su(RDY-BCLK)</sub>	RDY input setup time	80		ns	
t <sub>h(RD-DB)</sub>	Data input hold time	0		ns	
t <sub>h(BCLK-RDY)</sub>	RDY input hold time	0		ns	

#### Notes:

Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 45[ns]$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n+0.5)\times 10^9}{f_{(BCLK)}}$$
 – 45[ns] n is 1 for 1 wait setting, 2 for 2 waits setting and 3 for 3 waits setting.

3. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)\times 10^9}{f_{(BCLK)}} - 45[ns] \qquad \text{n is 2 for 2 waits setting, and 3 for 3 waits setting.}$$

4. Calculated according to the BCLK frequency as follows:

$$\frac{n \times 10^9}{f_{(BCLK)}} - 45 [ns] \qquad \text{n is 3 for } 2\phi + 3\phi, \, 4 \, \text{for } 2\phi + 4\phi, \, 4 \, \text{for } 3\phi + 4\phi, \, \text{and 5 for } 4\phi + 5\phi.$$




Figure 5.13 Timing Diagram

$$V_{CC1} = V_{CC2} = 5 \text{ V}$$

# 5.2.4 Switching Characteristics (Memory Expansion Mode and Microprocessor Mode)

 $(V_{CC1} = V_{CC2} = 5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}/-40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified})$ 

## 5.2.4.1 In No Wait State Setting

Table 5.38 Memory Expansion Mode and Microprocessor Mode (in No Wait State Setting)

Cumbal	Parameter	Measuring	Stan	dard	Unit
Symbol	Parameter	Condition	Min.	25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Unit
t <sub>d(BCLK-AD)</sub>	Address output delay time			25	ns
t <sub>h(BCLK-AD)</sub>	Address output hold time (in relation to BCLK)		0		ns
t <sub>h(RD-AD)</sub>	Address output hold time (in relation to RD)		0		ns
t <sub>h(WR-AD)</sub>	Address output hold time (in relation to WR)		(Note 2)		ns
t <sub>d(BCLK-CS)</sub>	Chip select output delay time			25	ns
t <sub>h(BCLK-CS)</sub>	Chip select output hold time (in relation to BCLK)		0		ns
t <sub>d(BCLK-ALE)</sub>	ALE signal output delay time			15	ns
t <sub>h(BCLK-ALE)</sub>	ALE signal output hold time	See	-4		ns
t <sub>d(BCLK-RD)</sub>	RD signal output delay time	Figure 5.14		25	ns
t <sub>h(BCLK-RD)</sub>	RD signal output hold time		0		ns
t <sub>d(BCLK-WR)</sub>	WR signal output delay time			25	ns
t <sub>h(BCLK-WR)</sub>	WR signal output hold time		0		ns
t <sub>d(BCLK-DB)</sub>	Data output delay time (in relation to BCLK)			40	ns
t <sub>h(BCLK-DB)</sub>	Data output hold time (in relation to BCLK) (3)		0		ns
t <sub>d(DB-WR)</sub>	Data output delay time (in relation to WR)		(Note 1)		ns
t <sub>h(WR-DB)</sub>	Data output hold time (in relation to WR) (3)		(Note 2)		ns

#### Notes:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 40[ns]$$
 f<sub>(BCLK)</sub> is 12.5 MHz or less.

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 10[ns]$$

This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.


Hold time of data bus is expressed in

$$t = -CR \times ln(1-V_{OL}/V_{CC2})$$

by a circuit of the right figure.

For example, when  $V_{OL}$  = 0.2 $V_{CC2}$ , C = 30 pF, R = 1 k $\Omega$ , hold time of output low level is

$$t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \ln(1 - 0.2\text{V}_{CC2}/\text{V}_{CC2})$$
  
= 6.7 ns.






Figure 5.14 Ports P0 to P14 Measurement Circuit




Figure 5.15 Timing Diagram

$$V_{CC1} = V_{CC2} = 5 \text{ V}$$

### **Switching Characteristics**

 $(V_{CC1} = V_{CC2} = 5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified})$ 

## 5.2.4.2 In 1 to 3 Waits Setting and When Accessing External Area

Table 5.39 Memory Expansion Mode and Microprocessor Mode (in 1 to 3 Waits Setting and When Accessing External Area)

Cymbol	Parameter	Measuring	Stan	dard	Unit
Symbol	Parameter	Condition	Min.	Max.	Unit
t <sub>d(BCLK-AD)</sub>	Address output delay time			25	ns
t <sub>h(BCLK-AD</sub> )	Address output hold time (in relation to BCLK)		0		ns
t <sub>h(RD-AD</sub> )	Address output hold time (in relation to RD)		0		ns
t <sub>h(WR-AD)</sub>	Address output hold time (in relation to WR)		(Note 2)		ns
t <sub>d(BCLK-CS)</sub>	Chip select output delay time			25	ns
t <sub>h(BCLK-CS)</sub>	Chip select output hold time (in relation to BCLK)		0		ns
t <sub>d(BCLK-ALE)</sub>	ALE signal output delay time			15	ns
t <sub>h(BCLK-ALE</sub> )	ALE signal output hold time	See	-4		ns
t <sub>d(BCLK-RD)</sub>	RD signal output delay time	Figure 5.14		25	ns
t <sub>h(BCLK-RD)</sub>	RD signal output hold time		0		ns
t <sub>d(BCLK-WR)</sub>	WR signal output delay time			25	ns
t <sub>h(BCLK-WR)</sub>	WR signal output hold time		0		ns
t <sub>d(BCLK-DB)</sub>	Data output delay time (in relation to BCLK)			40	ns
t <sub>h(BCLK-DB)</sub>	Data output hold time (in relation to BCLK) (3)		0		ns
t <sub>d(DB-WR)</sub>	Data output delay time (in relation to WR)		(Note 1)		ns
t <sub>h(WR-DB)</sub>	Data output hold time (in relation to WR) <sup>(3)</sup>		(Note 2)		ns

#### Notes:

1. Calculated according to the BCLK frequency as follows:

calculated according to the BCLK frequency as follows: 
$$\frac{(n-0.5)\times 10^9}{f_{(BCLK)}} - 40[ns] \qquad \text{n is 1 for 1 wait setting, 2 for 2 waits setting and 3 for 3 waits setting.} \\ \text{When n = 1, f}_{(BCLK)} \text{ is 12.5 MHz or less.}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR \times ln(1 - V_{OL}/V_{CC2})$$

by a circuit of the right figure.

For example, when  $V_{OL}$  = 0.2 $V_{CC2}$ , C = 30 pF, R = 1 k $\Omega$ , hold time of output low level is

 $t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \ln(1 - 0.2\text{V}_{\text{CC2}}/\text{V}_{\text{CC2}})$ 

= 6.7 ns.






Figure 5.16 Timing Diagram

$$V_{CC1} = V_{CC2} = 5 \text{ V}$$

### **Switching Characteristics**

 $(V_{CC1} = V_{CC2} = 5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C} \text{ unless otherwise specified})$ 

## 5.2.4.3 In 2 or 3 Waits Setting, and When Accessing External Area and Using Multiplexed Bus

Table 5.40 Memory Expansion Mode and Microprocessor Mode (in 2 or 3 Waits Setting, and When Accessing External Area and Using Multiplexed Bus) (5)

Cumbal	Dorometer	Measuring	Standard		1.1
Symbol	Parameter	Condition	Min.	Max.	Unit
t <sub>d(BCLK-AD)</sub>	Address output delay time			25	ns
t <sub>h(BCLK-AD)</sub>	Address output hold time (in relation to BCLK)		0		ns
t <sub>h(RD-AD)</sub>	Address output hold time (in relation to RD)		(Note 1)		ns
t <sub>h(WR-AD)</sub>	Address output hold time (in relation to WR)		(Note 1)		ns
t <sub>d(BCLK-CS)</sub>	Chip select output delay time			25	ns
t <sub>h(BCLK-CS)</sub>	Chip select output hold time (in relation to BCLK)		0		ns
t <sub>h(RD-CS)</sub>	Chip select output hold time (in relation to RD)		(Note 1)		ns
t <sub>h(WR-CS)</sub>	Chip select output hold time (in relation to WR)		(Note 1)		ns
t <sub>d(BCLK-RD)</sub>	RD signal output delay time			25	ns
t <sub>h(BCLK-RD)</sub>	RD signal output hold time		0		ns
t <sub>d(BCLK-WR)</sub>	WR signal output delay time			25	ns
t <sub>h(BCLK-WR)</sub>	WR signal output hold time	See Figure 5.14	0		ns
t <sub>d(BCLK-DB)</sub>	Data output delay time (in relation to BCLK)			40	ns
t <sub>h(BCLK-DB)</sub>	Data output hold time (in relation to BCLK)		0		ns
t <sub>d(DB-WR)</sub>	Data output delay time (in relation to WR)		(Note 2)		ns
t <sub>h(WR-DB)</sub>	Data output hold time (in relation to WR)		(Note 1)		ns
t <sub>d(BCLK-ALE)</sub>	ALE signal output delay time (in relation to BCLK)			15	ns
t <sub>h(BCLK-ALE)</sub>	ALE signal output hold time (in relation to BCLK)		-4		ns
t <sub>d(AD-ALE)</sub>	ALE signal output delay time (in relation to Address)		(Note 3)		ns
t <sub>h(AD-ALE)</sub>	ALE signal output hold time (in relation to Address)		(Note 4)		ns
t <sub>d(AD-RD)</sub>	RD signal output delay from the end of address		0		ns
t <sub>d(AD-WR)</sub>	WR signal output delay from the end of address		0		ns
t <sub>dz(RD-AD)</sub>	Address output floating start time			8	ns

#### Notes:

Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 10[ns]$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)\times 10^9}{f_{(BCLK)}} - 40 [ns] \;\; \text{n is 2 for 2-wait setting, 3 for 3-wait setting.}$$

3. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 25[ns]$$

4. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 15[ns]$$

5. When using multiplex bus, set  $f_{(BCLK)}$  12.5 MHz or less.




Figure 5.17 Timing Diagram

$$V_{CC1} = V_{CC2} = 5 \text{ V}$$

### **Switching Characteristics**

 $(V_{CC1} = V_{CC2} = 5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}/-40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified})$ 

# 5.2.4.4 In Wait State Setting $2\phi$ + $3\phi$ , $2\phi$ + $4\phi$ , $3\phi$ + $4\phi$ , and $4\phi$ + $5\phi$ , and When Accessing External Area

Table 5.41 Memory Expansion Mode and Microprocessor Mode (in Wait State Setting 2  $\phi$  + 3  $\phi$ , 2  $\phi$  + 4 $\phi$ , 3 $\phi$  + 4 $\phi$ , and 4 $\phi$  + 5 $\phi$ , and When Accessing External Area)

Cumbal	Parameter	Measuring	Stan	dard	Unit
Symbol	Falametei	Condition	Min.	Max.	Offic
t <sub>d(BCLK-AD)</sub>	Address output delay time			25	ns
t <sub>h(BCLK-AD</sub> )	Address output hold time (in relation to BCLK)		0		ns
t <sub>h(RD-AD</sub> )	Address output hold time (in relation to RD)		0		ns
t <sub>h(WR-AD)</sub>	Address output hold time (in relation to WR)		(Note 2)		ns
t <sub>d(BCLK-CS)</sub>	Chip select output delay time			25	ns
t <sub>h(BCLK-CS)</sub>	Chip select output hold time (in relation to BCLK)		0		ns
t <sub>d(BCLK-ALE)</sub>	ALE signal output delay time			15	ns
t <sub>h(BCLK-ALE</sub> )	ALE signal output hold time	See	-4		ns
t <sub>d(BCLK-RD)</sub>	RD signal output delay time	Figure 5.14		25	ns
t <sub>h(BCLK-RD)</sub>	RD signal output hold time		0		ns
t <sub>d(BCLK-WR)</sub>	WR signal output delay time			25	ns
t <sub>h(BCLK-WR)</sub>	WR signal output hold time		0		ns
t <sub>d(BCLK-DB)</sub>	Data output delay time (in relation to BCLK)			40	ns
t <sub>h(BCLK-DB)</sub>	Data output hold time (in relation to BCLK) (3)		0		ns
t <sub>d(DB-WR)</sub>	Data output delay time (in relation to WR)		(Note 1)		ns
t <sub>h(WR-DB)</sub>	Data output hold time (in relation to WR) (3)		(Note 2)		ns

#### Notes:

1. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)\times 10^9}{f_{(BCLK)}} - 40[ns] \qquad \text{n is 3 for } 2\phi + 3\phi, \, 4 \text{ for } 2\phi + 4\phi, \, 4 \text{ for } 3\phi + 4\phi, \, \text{and 5 for } 4\phi + 5\phi.$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR \times ln(1 - V_{OL}/V_{CC2})$$

by a circuit of the right figure.

For example, when  $V_{OL}$  = 0.2 $V_{CC2}$ , C = 30 pF, R = 1 k $\Omega$ , hold time of output low level is

 $t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \ln(1 - 0.2\text{V}_{CC2}/\text{V}_{CC2})$ 

= 6.7 ns.






Figure 5.18 Timing Diagram

$$V_{CC1} = V_{CC2} = 5 \text{ V}$$

#### **Switching Characteristics**

 $(V_{CC1} = V_{CC2} = 5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}/-40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified})$ 

# 5.2.4.5 In Wait State Setting $2\phi$ + $3\phi$ , $2\phi$ + $4\phi$ , $3\phi$ + $4\phi$ , and $4\phi$ + $5\phi$ , and When Inserting 1 to 3 Recovery Cycles and Accessing External Area

Table 5.42 Memory Expansion and Microprocessor Modes (in Wait State Setting  $2\phi + 3\phi$ ,  $2\phi + 4\phi$ ,  $3\phi + 4\phi$ , and  $4\phi + 5\phi$ , and When Inserting 1 to 3 Recovery Cycles and Accessing External Area)

Symbol	Parameter	Measuring	Stan	dard	Unit
Symbol	Falametei	Condition	Min.	25 25 25 40	Offic
t <sub>d(BCLK-AD)</sub>	Address output delay time			25	ns
t <sub>h(BCLK-AD</sub> )	Address output hold time (in relation to BCLK)		0		ns
t <sub>h(RD-AD</sub> )	Address output hold time (in relation to RD)		(Note 4)		ns
t <sub>h(WR-AD)</sub>	Address output hold time (in relation to WR)		(Note 2)		ns
t <sub>d(BCLK-CS)</sub>	Chip select output delay time			25	ns
t <sub>h(BCLK-CS)</sub>	Chip select output hold time (in relation to BCLK)		0		ns
t <sub>d(BCLK-ALE)</sub>	ALE signal output delay time			15	ns
t <sub>h(BCLK-ALE</sub> )	ALE signal output hold time	See	-4		ns
t <sub>d(BCLK-RD)</sub>	RD signal output delay time	Figure 5.14		25	ns
t <sub>h(BCLK-RD)</sub>	RD signal output hold time		0		ns
t <sub>d(BCLK-WR)</sub>	WR signal output delay time			25	ns
t <sub>h(BCLK-WR)</sub>	WR signal output hold time		0		ns
t <sub>d(BCLK-DB)</sub>	Data output delay time (in relation to BCLK)			40	ns
t <sub>h(BCLK-DB)</sub>	Data output hold time (in relation to BCLK) (3)		0		ns
t <sub>d(DB-WR)</sub>	Data output delay time (in relation to WR)		(Note 1)		ns
t <sub>h(WR-DB)</sub>	Data output hold time (in relation to WR) (3)		(Note 2)		ns

#### Notes:

1. Calculated according to the BCLK frequency as follows:

$$\frac{n\times 10^9}{f_{(BCLK)}} - 40[ns] \qquad \qquad \text{n is 3 for } 2\phi + 3\phi, 4 \text{ for } 2\phi + 4\phi, 4 \text{ for } 3\phi + 4\phi, \text{ and 5 for } 4\phi + 5\phi.$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{m\times 10^9}{f_{(BCLK)}} - 10[ns] \hspace{1cm} \text{m is 1 when 1 recovery cycle is inserted, 2 when 2 recovery cycles are inserted, and 3 when 3 recovery cycles are inserted.}$$

 This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in

$$t = -CR \times ln(1-V_{OL}/V_{CC2})$$

by a circuit of the right figure.

For example, when  $V_{OL}$  = 0.2V  $_{CC2},\,C$  = 30 pF, R = 1 k\Omega, hold time of output low level is


$$t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \ln(1 - 0.2\text{V}_{CC2}/\text{V}_{CC2})$$

= 6.7 ns

4. Calculated according to the BCLK frequency as follows:

$$\frac{m\times 10^9}{f_{(BCLK)}} + 0[ns]$$

m is 1 when 1 recovery cycle is inserted, 2 when 2 recovery cycles are inserted, and 3 when 3 recovery cycles are inserted.






Figure 5.19 Timing Diagram

## 5.3 Electrical Characteristics ( $V_{CC1} = V_{CC2} = 3 \text{ V}$ )

## 5.3.1 Electrical Characteristics

VCC1 = VCC2 = 3 V

Table 5.43 Electrical Characteristics (1) (1)

 $V_{CC1} = V_{CC2} = 2.7 \text{ to } 3.3 \text{ V}, V_{SS} = 0 \text{ V at T}_{opr} = -20 ^{\circ}\text{C to } 85 ^{\circ}\text{C} / -40 ^{\circ}\text{C to } 85 ^{\circ}\text{C}, f_{(BCLK)} = 32 \text{ MHz unless otherwise specified.}$ 

Symbol		Parameter		Measuring Condition	Sta	Standard		
•				Weasuring Condition	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	High output voltage	P6_0 to P6_7, P7_2 to P7_7 P8_6, P8_7, P9_0 to P9_7, P11_0 to P11_7, P14_0, P14	P10_0 to P10_7,	$I_{OH} = -1 \text{ mA}$	V <sub>CC1</sub> – 0.5		V <sub>CC1</sub>	V
	P0_0 to P0_7, P1_0 to P1_7, P2_0 P3_0 to P3_7, P4_0 to P4_7, P5_0 P12_0 to P12_7, P13_0 to P13_7		7, P5_0 to P5_7,	I <sub>OH</sub> = -1 mA	V <sub>CC2</sub> – 0.5		V <sub>CC2</sub>	
V <sub>OH</sub>	High output	voltage XOUT	HIGH POWER	$I_{OH} = -0.1 \text{ mA}$	V <sub>CC1</sub> – 0.5		V <sub>CC1</sub>	V
			LOW POWER	I <sub>OH</sub> = -50 μA	V <sub>CC1</sub> – 0.5		$V_{CC1}$	
	High output	voltage XCOUT	HIGH POWER	With no load applied		2.6		V
		LOW POWER				2.2		
V <sub>OL</sub>	Low output voltage	P6_0 to P6_7, P7_0 to P7_7 P9_7, P10_0 to P10_7, P11_		I <sub>OL</sub> = 1 mA			0.5	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		I <sub>OL</sub> = 1 mA			0.5	
		CEC		I <sub>OL</sub> = 1 mA		0	0.5	V
V <sub>OL</sub>	Low output	voltage XOUT	HIGH POWER	I <sub>OL</sub> = 0.1 mA			0.5	V
02		-	LOW POWER	I <sub>OL</sub> = 50 μA			0.5	1
	Low output	voltage XCOUT	HIGH POWER	With no load applied		0		V
		ŭ	LOW POWER	With no load applied		0		
V <sub>T+</sub> -V <sub>T-</sub> Hysteres		HOLD, RDY, TAOIN to TA4IN INT7, NMI, ADTRG, CTS0 to SCL0 to SCL2, SCL5 to SCI to SDA7, CLK0 to CLK7, TA KI3, RXD0 to RXD2, RXD5 to PMC0, PMC1, SCLMM, SD/	OCTS2, CTS5 to CTS7, L7, SDA0 to SDA2, SDA5 OOUT to TA4OUT, KIO to to RXD7, SIN3, SIN4, SD,		0.2		1.0	V
		CEC			0.2	0.5	1.0	V
		RESET			0.2		1.8	V
I <sub>IH</sub>	High input current	P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P6_0 to P6_7, P7_0 to P7_7 P9_0 to P9_7, P10_0 to P10 P12_0 to P12_7, P13_0 to F XIN, RESET, CNVSS, BYTE	7, P5_0 to P5_7, 7, P8_0 to P8_7, 0_7, P11_0 to P11_7, 113_7, P14_0, P14_1	V <sub>I</sub> = 3 V			4.0	μА
_	Leakage cu	rrent in powered-off state	CEC	V <sub>CC1</sub> = 0 V			1.8	μА
I <sub>IL</sub>	Low input current	P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P6_0 to P6_7, P7_0 to P7_7 P9_0 to P9_7, P10_0 to P10 P12_0 to P12_7, P13_0 to F XIN, RESET, CNVSS, BYTE	7, P5_0 to P5_7, 7, P8_0 to P8_7, 0_7, P11_0 to P11_7, P13_7, P14_0, P14_1	V <sub>I</sub> = 0 V			-4.0	μА
R <sub>PULLUP</sub>	Pull-up resistance	P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P6_0 to P6_7, P7_2 to P7_7 P8_6, P8_7, P9_0 to P9_7, P11_0 to P11_7, P12_0 to P P13_7, P14_0, P14_1	7, P5_0 to P5_7, 7, P8_0 to P8_4, P10_0 to P10_7,	V <sub>I</sub> = 0 V	50	80	150	kΩ
R <sub>fXIN</sub>	Feedback re	esistance XIN				3.0		МΩ
	- · · ·	ion voltage		In stop mode	1.8		<del>                                     </del>	V

Note:

1. When  $V_{CC1} \neq V_{CC2}$ , refer to 5 V or 3 V standard depending on the voltage.



 $V_{CC1} = V_{CC2} = 3 V$ 

#### **Table 5.44**

able 5.44 Electrical Characteristics (2)
R5F36506NFA, R5F36506NFB, R5F36506DFA, R5F3650ENFA, R5F3650ENFB, R5F3650EDFA, R5F3650EDFB

 $V_{CC1} = V_{CC2} = 2.7 \text{ to } 3.3 \text{ V}, V_{SS} = 0 \text{ V at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C} / -40^{\circ}\text{C to } 85^{\circ}\text{C}, f_{(BCLK)} = 32 \text{ MHz unless otherwise specified.}$ 

Symbol	Parameter		Measuring Condition	Min.	Standard Typ.	Max.	Unit
R <sub>fXCIN</sub>	Feedback resistance XCIN				16		МΩ
СС	Power supply current In single-chip, mode,	High-speed mode	f <sub>(BCLK)</sub> = 32 MHz XIN = 4 MHz (square wave), PLL multiplied by 8 125 kHz on-chip oscillator stopped		24.0		mA
	the output pin are open and other pins are V <sub>SS</sub>		f <sub>(BCLK)</sub> = 32 MHz, A/D conversion XIN = 4 MHz (square wave), PLL multiplied by 8 125 kHz on-chip oscillator stopped		24.7		mA
			f <sub>(BCLK)</sub> = 20 MHz XIN = 20 MHz (square wave) 125 kHz on-chip oscillator stopped		16.0		mA
		40 MHz on-chip oscillator mode	Main clock stopped 40 MHz on-chip oscillator on, divide-by-4 (f <sub>(BCLK)</sub> = 10 MHz) 125 kHz on-chip oscillator stopped		17.0		mA
		125 kHz on-chip oscillator mode	Main clock stopped 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator on, no division FMR22 = 1 (slow read mode)		450.0		μА
		Low-power mode	f <sub>(BCLK)</sub> = 32 MHz In low-power mode FMR 22 = FMR23 = 1 On flash memory <sup>(1)</sup>		160.0		μА
			f <sub>(BCLK)</sub> = 32 MHz In low-power mode On RAM <sup>(1)</sup>		40.0		μА
		Wait mode	Main clock stopped 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator on Peripheral clock operating Topr = 25°C		20.0		μА
			f <sub>(BCLK)</sub> = 32 MHz (oscillation capacity High) 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator stopped Peripheral clock operating T <sub>opr</sub> = 25°C		8.0		μА
			f <sub>(BCLK)</sub> = 32 kHz (oscillation capacity Low) 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator stopped Peripheral clock operating T <sub>opr</sub> = 25°C		4.0		μА
		Stop mode	Main clock stopped 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator stopped Peripheral clock stopped $T_{opr} = 25^{\circ}C$		1.6		μА
		During flash memory program	$f_{(BCLK)} = 10 \text{ MHz}, \text{ PM17} = 1 \text{ (one wait)}$ $V_{CC1} = 3.0 \text{ V}$		20.0		mA
		During flash memory erase	f <sub>(BCLK)</sub> = 10 MHz, PM17 = 1 (one wait) V <sub>CC1</sub> = 3.0 V		30.0		mA

Note:



This indicates the memory in which the program to be executed exists.

 $V_{CC1} = V_{CC2} = 3 V$ 

### Table 5.45 Electrical Characteristics (3)

R5F3651ENFC, R5F3651KNFC, R5F3650KNFA, R5F3650KNFB, R5F3651KDFC, R5F3650KDFA, R5F3650KDFB, R5F3651MNFC, R5F3650MNFA, R5F3650MNFB, R5F3651MDFC, R5F3650MDFA, R5F3650MDFB, R5F3651NNFC, R5F3650NNFA, R5F3650NNFB, R5F3651NDFC, R5F3650NDFA, R5F3650NDFB, R5F3651NDFC, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3650NDFB, R5F3650NDFA, R5F3

Symbol	Parameter		Measuring Condition	Min.	Standard Typ.	Max.	Unit
R <sub>fXCIN</sub>	Feedback resistance XCIN			IVIIII.	16	IVIAX.	МΩ
CC	Power supply current In single-chip, mode, the output pin are open and other pins are V <sub>SS</sub>	High-speed mode	f <sub>(BCLK)</sub> = 32 MHz XIN = 4 MHz (square wave), PLL multiplied by 8 125 kHz on-chip oscillator stopped		26.0		mA
			f <sub>(BCLK)</sub> = 32 MHz, A/D conversion XIN = 4 MHz (square wave), PLL multiplied by 8 125 kHz on-chip oscillator stopped		27.0		mA
			f <sub>(BCLK)</sub> = 20 MHz XIN = 20 MHz (square wave) 125 kHz on-chip oscillator stopped		17.0		mA
		40 MHz on-chip oscillator mode	Main clock stopped 40 MHz on-chip oscillator on, divide-by-4 (f(BCLK) = 10 MHz) 125 kHz on-chip oscillator stopped		18.0		mA
		125 kHz on-chip oscillator mode	Main clock stopped 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator on, no division FMR22 = 1 (slow read mode)		500.0		μА
		Low-power mode	$f_{(BCLK)} = 32 \text{ MHz}$ In low-power mode, FMR 22 = FMR23 = 1 on flash memory (1)		170.0		μΑ
			f <sub>(BCLK)</sub> = 32 MHz In low-power mode, on RAM <sup>(1)</sup>		40.0		μА
		Wait mode	Main clock stopped 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator on Peripheral clock operating T <sub>opr</sub> = 25°C		20.0		μА
			f <sub>(BCLK)</sub> = 32 MHz (oscillation capacity High) 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator stopped Peripheral clock operating T <sub>opr</sub> = 25°C		8.0		μА
			f <sub>(BCLK)</sub> = 32 kHz (oscillation capacity Low) 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator stopped Peripheral clock operating T <sub>opr</sub> = 25°C		4.0		μА
		Stop mode	Main clock stopped 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator stopped Peripheral clock stopped Topr = 25°C		1.6		μА
		During flash memory program	$f_{(BCLK)} = 10 \text{ MHz}, \text{ PM17} = 1 \text{ (one wait)}$ $V_{CC1} = 3.0 \text{ V}$		20.0		m/
		During flash memory erase	$f_{(BCLK)} = 10 \text{ MHz}, \text{ PM17} = 1 \text{ (one wait)}$ $V_{CC1} = 3.0 \text{ V}$		30.0		mA

Note:

1. This indicates the memory in which the program to be executed exists.



 $V_{CC1} = V_{CC2} = 3 V$ 

### Table 5.46 Electrical Characteristics (4)

R5F3651RNFC, R5F3650RNFA, R5F3650RNFB, R5F3651RDFC, R5F3650RDFA, R5F3650RDFB, R5F3651TNFC, R5F3650TNFA, R5F3650TNFB, R5F3651TDFC, R5F3650TDFA, R5F3650TDFB

 $V_{CC1} = V_{CC2} = 2.7 \text{ to } 3.3 \text{ V}, V_{SS} = 0 \text{ V at T}_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C} / -40^{\circ}\text{C to } 85^{\circ}\text{C}, f_{(BCLK)} = 32 \text{ MHz unless otherwise specified.}$ 

Symbol	Parameter		Measuring Condition  Standard  Min. Typ. M			Uni	
R <sub>fXCIN</sub>	Feedback resistance			IVIIN.	Тур.	Max.	
MXCIN	XCIN				25		M
	Power supply current In single-chip, mode, the output pin are	High-speed mode	f <sub>(BCLK)</sub> = 32 MHz XIN = 4 MHz (square wave), PLL multiplied by 8 125 kHz on-chip oscillator stopped		32.0		m.
	open and other pins are V <sub>SS</sub>		f <sub>(BCLK)</sub> = 32 MHz, A/D conversion XIN = 4 MHz (square wave), PLL multiplied by 8 125 kHz on-chip oscillator stopped		32.7		m/
			f <sub>(BCLK)</sub> = 20 MHz XIN = 20 MHz (square wave) 125 kHz on-chip oscillator stopped		21.0		m/
		40 MHz on-chip oscillator mode	Main clock stopped 40 MHz on-chip oscillator on, divide-by-4 (f(BCLK) = 10 MHz) 125 kHz on-chip oscillator stopped		23.0		m/
		125 kHz on-chip oscillator mode	Main clock stopped 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator on, no division FMR22 = 1 (slow read mode)		750.0		μA
		Low-power mode	f <sub>(BCLK)</sub> = 32 MHz In low-power mode, FMR 22 = FMR23 = 1 on flash memory <sup>(1)</sup>		300.0		μA
			f <sub>(BCLK)</sub> = 32 MHz In low-power mode, on RAM <sup>(1)</sup>		40.0		μA
		Wait mode	Main clock stopped 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator on Peripheral clock operating T <sub>opr</sub> = 25°C		20.0		μ£
			f <sub>(BCLK)</sub> = 32 MHz (oscillation capacity High) 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator stopped Peripheral clock operating T <sub>opr</sub> = 25°C		8.0		μA
			f <sub>(BCLK)</sub> = 32 kHz (oscillation capacity Low) 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator stopped Peripheral clock operating T <sub>opr</sub> = 25°C		4.0		μΑ
		Stop mode	Main clock stopped 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator stopped Peripheral clock stopped Topr = 25°C		1.6		μΑ
		During flash memory program	$f_{(BCLK)} = 10 \text{ MHz}, \text{ PM17} = 1 \text{ (one wait)}$ $V_{CC1} = 3.0 \text{ V}$		20.0		m/
		During flash memory erase	$f_{(BCLK)} = 10 \text{ MHz}, \text{ PM17} = 1 \text{ (one wait)}$ $V_{CC1} = 3.0 \text{ V}$		30.0		m/

Note:

1. This indicates the memory in which the program to be executed exists.



$$V_{CC1} = V_{CC2} = 3 \text{ V}$$

## **5.3.2** Timing Requirements (Peripheral Functions and Others)

 $(V_{CC1} = V_{CC2} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified})$ 

## 5.3.2.1 Reset Input (RESET Input)

## Table 5.47 Reset Input (RESET Input)

Symbol	Parameter	Standard		Unit
	Tarameter	Min.	Max.	Offic
$t_{w(RSTL)}$	RESET input low pulse width	10		μS




Figure 5.20 Reset Input (RESET Input)

## 5.3.2.2 External Clock Input

Table 5.48 External Clock Input (XIN Input) (1)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
t <sub>c</sub>	External clock input cycle time	50		ns
t <sub>w(H)</sub>	External clock input high pulse width	20		ns
t <sub>w(L)</sub>	External clock input low pulse width	20		ns
t <sub>r</sub>	External clock rise time		9	ns
t <sub>f</sub>	External clock fall time		9	ns

Note:

1. The condition is  $V_{CC1} = V_{CC2} = 2.7$  to 3.0 V.




Figure 5.21 External Clock Input (XIN Input)

$$V_{CC1} = V_{CC2} = 3 \text{ V}$$

 $(V_{CC1} = V_{CC2} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified})$ 

## 5.3.2.3 Timer A Input

Table 5.49 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
t <sub>c(TA)</sub>	TAilN input cycle time	150		ns
t <sub>w(TAH)</sub>	TAilN input high pulse width	60		ns
t <sub>w(TAL)</sub>	TAilN input low pulse width	60		ns

Table 5.50 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
t <sub>c(TA)</sub>	TAilN input cycle time	600		ns
t <sub>w(TAH)</sub>	TAilN input high pulse width	300		ns
t <sub>w(TAL)</sub>	TAilN input low pulse width	300		ns

Table 5.51 Timer A Input (External Trigger Input in One-Shot Timer Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
t <sub>c(TA)</sub>	TAilN input cycle time	300		ns
t <sub>w(TAH)</sub>	TAilN input high pulse width	150		ns
t <sub>w(TAL)</sub>	TAilN input low pulse width	150		ns

Table 5.52 Timer A Input (External Trigger Input in Pulse Width Modulation Mode and Programmable Output Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	OTIIL
t <sub>w(TAH)</sub>	TAilN input high pulse width	150		ns
t <sub>w(TAL)</sub>	TAilN input low pulse width	150		ns




Figure 5.22 Timer A Input

$$V_{CC1} = V_{CC2} = 3 \text{ V}$$

 $(V_{CC1} = V_{CC2} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified})$ 

Table 5.53 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
t <sub>c(TA)</sub>	TAilN input cycle time	2		μS
t <sub>su(TAIN-TAOUT)</sub>	TAiOUT input setup time	500		ns
t <sub>su(TAOUT-TAIN)</sub>	TAilN input setup time	500		ns




Figure 5.23 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

$$V_{CC1} = V_{CC2} = 3 \text{ V}$$

 $(V_{CC1} = V_{CC2} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified})$ 

## 5.3.2.4 Timer B Input

Table 5.54 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Star	Unit	
Symbol	i dianielei	Min.	Max.	Offic
t <sub>c(TB)</sub>	TBilN input cycle time (counted on one edge)	150		ns
t <sub>w(TBH)</sub>	TBilN input high pulse width (counted on one edge)	60		ns
t <sub>w(TBL)</sub>	TBilN input low pulse width (counted on one edge)	60		ns
t <sub>c(TB)</sub>	TBilN input cycle time (counted on both edges)	300		ns
t <sub>w(TBH)</sub>	TBilN input high pulse width (counted on both edges)	120		ns
t <sub>w(TBL)</sub>	TBilN input low pulse width (counted on both edges)	120		ns

Table 5.55 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
t <sub>c(TB)</sub>	TBiIN input cycle time	600		ns
t <sub>w(TBH)</sub>	TBiIN input high pulse width	300		ns
t <sub>w(TBL)</sub>	TBiIN input low pulse width	300		ns

Table 5.56 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
t <sub>c(TB)</sub>	TBiIN input cycle time	600		ns
t <sub>w(TBH)</sub>	TBiIN input high pulse width	300		ns
tw(TBL)	TBilN input low pulse width	300		ns




Figure 5.24 Timer B Input

$$V_{CC1} = V_{CC2} = 3 \text{ V}$$

 $(V_{CC1} = V_{CC2} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified})$ 

## 5.3.2.5 Serial Interface

Table 5.57 Serial Interface

Symbol	Parameter	Stan	Unit	
	i alametei	Min.	Max.	Offic
t <sub>c(CK)</sub>	CLKi input cycle time	300		ns
t <sub>w(CKH)</sub>	CLKi input high pulse width	150		ns
t <sub>w(CKL)</sub>	CLKi input low pulse width	150		ns
t <sub>d(C-Q)</sub>	TXDi output delay time		160	ns
t <sub>h(C-Q)</sub>	TXDi hold time	0		ns
t <sub>su(D-C)</sub>	RXDi input setup time	100		ns
t <sub>h(C-D)</sub>	RXDi input hold time	90		ns




Figure 5.25 Serial Interface

## 5.3.2.6 External Interrupt INTi Input

Table 5.58 External Interrupt INTi Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
$t_{w(INH)}$	INTi input high pulse width	380		ns
$t_{w(INL)}$	INTi input low pulse width	380		ns




Figure 5.26 External Interrupt INTi Input

$$V_{CC1} = V_{CC2} = 3 V$$

 $(V_{CC1} = V_{CC2} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified})$ 

## 5.3.2.7 Multi-master I<sup>2</sup>C-bus

Table 5.59 Multi-master I<sup>2</sup>C-bus

Symbol	Parameter	Standard Clock Mode		Fast-mode		Unit
Symbol	Falametei	Min.	Max.	Min.	Max.	Offic
t <sub>BUF</sub>	Bus free time	4.7		1.3		μS
t <sub>HD;STA</sub>	Hold time in start condition	4.0		0.6		μS
t <sub>LOW</sub>	Hold time in SCL clock 0 status	4.7		1.3		μS
t <sub>R</sub>	SCL, SDA signals' rising time		1000	20 + 0.1 Cb	300	ns
t <sub>HD;DAT</sub>	Data hold time	0		0	0.9	μS
t <sub>HIGH</sub>	Hold time in SCL clock 1 status	4.0		0.6		μS
f <sub>F</sub>	SCL, SDA signals' falling time		300	20 + 0.1 Cb	300	ns
t <sub>su;DAT</sub>	Data setup time	250		100		ns
t <sub>su;STA</sub>	Setup time in restart condition	4.7		0.6		μS
t <sub>su;STO</sub>	Stop condition setup time	4.0		0.6		μS




Figure 5.27 Multi-master I<sup>2</sup>C-bus

$$V_{CC1} = V_{CC2} = 3 \text{ V}$$

 $(V_{CC1} = V_{CC2} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified})$ 

# 5.3.3 Timing Requirements (Memory Expansion Mode and Microprocessor Mode)

Table 5.60 Memory Expansion Mode and Microprocessor Mode

Cymhal	Parameter	Stan	Unit	
Symbol	Parameter	Min.	Max.	Unit
t <sub>ac1(RD-DB)</sub>	Data input access time (for setting with no wait)		(Note 1)	ns
t <sub>ac2(RD-DB)</sub>	Data input access time (for setting with wait)		(Note 2)	ns
t <sub>ac3(RD-DB)</sub>	Data input access time (when accessing multiplex bus area)		(Note 3)	ns
t <sub>ac4(RD-DB)</sub>	Data input access time (for setting with 2 $\phi$ + 3 $\phi$ or more)		(Note 4)	ns
t <sub>su(DB-RD)</sub>	Data input setup time	50		ns
t <sub>su(RDY-BCLK)</sub>	RDY input setup time	85		ns
t <sub>h(RD-DB)</sub>	Data input hold time	0		ns
t <sub>h(BCLK-RDY)</sub>	RDY input hold time	0		ns

#### Notes:

Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 60[ns]$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n+0.5)\times 10^9}{f_{(BCLK)}}-60[ns] \quad \text{n is 1 for 1 wait setting, 2 for 2 waits setting and 3 for 3 waits setting.}$$

3. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)\times 10^9}{f_{(BCLK)}} - 60[ns] \qquad \text{n is 2 for 2 waits setting, 3 for 3 waits setting.}$$

4. Calculated according to the BCLK frequency as follows:

$$\frac{n\times 10^9}{f_{(BCLK)}} - 60[ns] \qquad \text{n is 3 for 2} \ \phi + 3 \ \phi, \ 4 \ \text{for 2} \ \phi + 4 \ \phi, \ 4 \ \text{for 3} \ \phi + 4 \ \phi, \ 5 \ \text{for 4} \ \phi + 5 \ \phi,.$$






Figure 5.28 Timing Diagram

$$V_{CC1} = V_{CC2} = 3 \text{ V}$$

# 5.3.4 Switching Characteristics (Memory Expansion Mode and Microprocessor Mode)

 $(V_{CC1} = V_{CC2} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}/-40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified})$ 

## 5.3.4.1 In No Wait State Setting

Table 5.61 Memory Expansion and Microprocessor Modes (in No Wait State Setting)

Symbol	Parameter	Measuring	Stan	Unit	
Symbol	Farameter	Condition	Min.	Max.	Ullit
t <sub>d(BCLK-AD)</sub>	Address output delay time			30	ns
t <sub>h(BCLK-AD)</sub>	Address output hold time (in relation to BCLK)		0		ns
t <sub>h(RD-AD)</sub>	Address output hold time (in relation to RD)		0		ns
t <sub>h(WR-AD)</sub>	Address output hold time (in relation to WR)		(Note 2)		ns
t <sub>d(BCLK-CS)</sub>	Chip select output delay time			30	ns
t <sub>h(BCLK-CS)</sub>	Chip select output hold time (in relation to BCLK)		0		ns
t <sub>d(BCLK-ALE)</sub>	ALE signal output delay time 25				
t <sub>h(BCLK-ALE)</sub>	ALE signal output hold time	See	-4		ns
t <sub>d(BCLK-RD)</sub>	RD signal output delay time	Figure 5.29		30	ns
t <sub>h(BCLK-RD)</sub>	RD signal output hold time 0				ns
t <sub>d(BCLK-WR)</sub>	WR signal output delay time			30	ns
t <sub>h(BCLK-WR)</sub>	WR signal output hold time		0		ns
t <sub>d(BCLK-DB)</sub>	Data output delay time (in relation to BCLK)			40	ns
t <sub>h(BCLK-DB)</sub>	Data output hold time (in relation to BCLK) (3)		0		ns
t <sub>d(DB-WR)</sub>	Data output delay time (in relation to WR)		(Note 1)		ns
t <sub>h(WR-DB)</sub>	Data output hold time (in relation to WR) (3)		(Note 2)		ns

#### Notes:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5\times 10^9}{f_{(BCLK)}} - 40 [ns] \hspace{0.5cm} \mathrm{f_{(BCLK)}} \hspace{0.1cm} \mathrm{is} \hspace{0.1cm} 12.5 \hspace{0.1cm} \mathrm{MHz} \hspace{0.1cm} \mathrm{or} \hspace{0.1cm} \mathrm{less}.$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(RCLK)}} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in

$$t = -CR \times ln(1 - V_{OL}/V_{CC2})$$


by a circuit of the right figure.

For example, when  $V_{OL}$  = 0.2V  $_{CC2}$ , C = 30 pF, R = 1 k\Omega,

hold time of output low level is

$$t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \ln(1 - 0.2\text{V}_{\text{CC2}}/\text{V}_{\text{CC2}})$$

= 6.7 ns.






Figure 5.29 Ports P0 to P14 Measurement Circuit




Figure 5.30 Timing Diagram

$$V_{CC1} = V_{CC2} = 3 \text{ V}$$

#### **Switching Characteristics**

 $(V_{CC1} = V_{CC2} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}/-40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified})$ 

## 5.3.4.2 In 1 to 3 Waits Setting and When Accessing External Area

Table 5.62 Memory Expansion Mode and Microprocessor Mode (in 1 to 3 Waits Setting and When Accessing External Area)

Symbol	Parameter	Measuring	Standard		Unit	
Symbol	Falametei	Condition	Min.	Max.	Offic	
t <sub>d(BCLK-AD)</sub>	Address output delay time			30	ns	
t <sub>h(BCLK-AD)</sub>	Address output hold time (in relation to BCLK)		0		ns	
t <sub>h(RD-AD)</sub>	Address output hold time (in relation to RD)		0		ns	
t <sub>h(WR-AD)</sub>	Address output hold time (in relation to WR)		(Note 2)		ns	
t <sub>d(BCLK-CS)</sub>	Chip select output delay time			30	ns	
t <sub>h(BCLK-CS)</sub>	Chip select output hold time (in relation to BCLK)		0		ns	
t <sub>d(BCLK-ALE)</sub>	ALE signal output delay time			25	ns	
t <sub>h(BCLK-ALE)</sub>	ALE signal output hold time	See	-4		ns	
t <sub>d(BCLK-RD)</sub>	RD signal output delay time	Figure 5.29		30	ns	
t <sub>h(BCLK-RD)</sub>	RD signal output hold time		0		ns	
t <sub>d(BCLK-WR)</sub>	WR signal output delay time			30	ns	
t <sub>h(BCLK-WR)</sub>	WR signal output hold time		0		ns	
t <sub>d(BCLK-DB)</sub>	Data output delay time (in relation to BCLK)			40	ns	
t <sub>h(BCLK-DB)</sub>	Data output hold time (in relation to BCLK) (3)	0				
t <sub>d(DB-WR)</sub>	Data output delay time (in relation to WR)		ns			
t <sub>h(WR-DB)</sub>	Data output hold time (in relation to WR) (3)		(Note 2)		ns	

#### Notes:

1. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)\times 10^9}{f_{(BCLK)}} - 40[ns] \qquad \qquad \text{n is 1 for 1 wait setting, 2 for 2 waits setting and 3 for 3 waits setting.} \\ \text{When n = 1, f}_{(BCLK)} \text{ is 12.5 MHz or less.}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR \times ln(1-V_{OL}/V_{CC2})$$

by a circuit of the right figure.

For example, when  $V_{OL}$  = 0.2V  $_{CC2},\,C$  = 30 pF, R = 1 k\Omega, hold time of output low level is

$$t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \text{ln}(1 - 0.2\text{V}_{\text{CC2}}/\text{V}_{\text{CC2}})$$

= 6.7 ns.






Figure 5.31 Timing Diagram

$$V_{CC1} = V_{CC2} = 3 \text{ V}$$

## **Switching Characteristics**

 $(V_{CC1} = V_{CC2} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified})$ 

## 5.3.4.3 In 2 or 3 Waits Setting, and When Accessing External Area and Using Multiplexed Bus

Table 5.63 Memory Expansion Mode and Microprocessor Mode (in 2 or 3 Waits Setting, and When Accessing External Area and Using Multiplexed Bus) (5)

Cumbal	Parameter	Measuring	Stan	Unit		
Symbol	Parameter	Condition	Min.	Max.	O TIIL	
t <sub>d(BCLK-AD)</sub>	Address output delay time			50	ns	
t <sub>h(BCLK-AD)</sub>	Address output hold time (in relation to BCLK)		0		ns	
t <sub>h(RD-AD)</sub>	Address output hold time (in relation to RD)		(Note 1)		ns	
t <sub>h(WR-AD)</sub>	Address output hold time (in relation to WR)		(Note 1)		ns	
t <sub>d(BCLK-CS)</sub>	Chip select output delay time			50	ns	
t <sub>h(BCLK-CS)</sub>	Chip select output hold time (in relation to BCLK)		0		ns	
t <sub>h(RD-CS)</sub>	Chip select output hold time (in relation to RD)		(Note 1)		ns	
t <sub>h(WR-CS)</sub>	Chip select output hold time (in relation to WR)		(Note 1)		ns	
t <sub>d(BCLK-RD)</sub>	RD signal output delay time			40	ns	
t <sub>h(BCLK-RD)</sub>	RD signal output hold time		0		ns	
t <sub>d(BCLK-WR)</sub>	WR signal output delay time			40	ns	
t <sub>h(BCLK-WR)</sub>	WR signal output hold time	See Figure 5.29	0		ns	
t <sub>d(BCLK-DB)</sub>	Data output delay time (in relation to BCLK)	3, , , ,		50	ns	
t <sub>h(BCLK-DB)</sub>	Data output hold time (in relation to BCLK)		0		ns	
t <sub>d(DB-WR)</sub>	Data output delay time (in relation to WR)		(Note 2)		ns	
t <sub>h(WR-DB)</sub>	Data output hold time (in relation to WR)		(Note 1)		ns	
t <sub>d(BCLK-ALE)</sub>	ALE signal output delay time (in relation to BCLK)			25	ns	
t <sub>h(BCLK-ALE)</sub>	ALE signal output hold time (in relation to BCLK)		-4		ns	
t <sub>d(AD-ALE)</sub>	ALE signal output delay time (in relation to Address)		(Note 3)		ns	
t <sub>h(AD-ALE)</sub>	ALE signal output hold time (in relation to Address)		(Note 4)		ns	
t <sub>d(AD-RD)</sub>	RD signal output delay from the end of address		0		ns	
t <sub>d(AD-WR)</sub>	WR signal output delay from the end of address		0		ns	
t <sub>dz(RD-AD)</sub>	Address output floating start time			8	ns	

#### Notes:

1. Calculated according to the BCLK frequency as follows: 
$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 10 [ns]$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)\times 10^9}{f_{(BCLK)}} - 50 [ns] \qquad \text{n is 2 for 2 waits setting, 3 for 3 waits setting.}$$

3. Calculated according to the BCLK frequency as follows: 
$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 40 [ns]$$

4. Calculated according to the BCLK frequency as follows: 
$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 15 [ns]$$

5. When using multiplexed bus, set f<sub>(BCLK)</sub> 12.5 MHz or less.




Figure 5.32 Timing Diagram

$$V_{CC1} = V_{CC2} = 3 \text{ V}$$

#### **Switching Characteristics**

 $(V_{CC1} = V_{CC2} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified})$ 

# 5.3.4.4 In Wait State Setting $2\phi$ + $3\phi$ , $2\phi$ + $4\phi$ , $3\phi$ + $4\phi$ , and $4\phi$ + $5\phi$ , and When Accessing External Area

Table 5.64 Memory Expansion and Microprocessor Modes (in Wait State Setting  $2\phi + 3\phi$ ,  $2\phi + 4\phi$ ,  $3\phi + 4\phi$ , and  $4\phi + 5\phi$ , and When Accessing External Area)

Cumbal	Doromotor	Measuring	Stan	Unit		
Symbol	Parameter	Condition	Min.	Max.	Offic	
t <sub>d(BCLK-AD)</sub>	Address output delay time			30	ns	
t <sub>h(BCLK-AD</sub> )	Address output hold time (in relation to BCLK)		0		ns	
t <sub>h(RD-AD</sub> )	Address output hold time (in relation to RD)		0		ns	
t <sub>h(WR-AD)</sub>	Address output hold time (in relation to WR)		(Note 2)		ns	
t <sub>d(BCLK-CS)</sub>	Chip select output delay time			30	ns	
t <sub>h(BCLK-CS)</sub>	Chip select output hold time (in relation to BCLK)		0		ns	
t <sub>d(BCLK-ALE)</sub>	ALE signal output delay time			25	ns	
t <sub>h(BCLK-ALE</sub> )	ALE signal output hold time	See	-4		ns	
t <sub>d(BCLK-RD)</sub>	RD signal output delay time	Figure 5.29		30	ns	
t <sub>h(BCLK-RD)</sub>	RD signal output hold time		0			
t <sub>d(BCLK-WR)</sub>	WR signal output delay time			30	ns	
t <sub>h(BCLK-WR)</sub>	WR signal output hold time		0		ns	
t <sub>d(BCLK-DB)</sub>	Data output delay time (in relation to BCLK)			40	ns	
t <sub>h(BCLK-DB)</sub>	Data output hold time (in relation to BCLK) (3)		0		ns	
t <sub>d(DB-WR)</sub>	Data output delay time (in relation to WR)		(Note 1)		ns	
t <sub>h(WR-DB)</sub>	Data output hold time (in relation to WR) (3)		(Note 2)		ns	

#### Notes:

1. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)\times 10^9}{f_{(BCLK)}} - 40[ns] \qquad \text{n is 3 for } 2\phi + 3\phi, \, 4 \text{ for } 2\phi + 4\phi, \, 4 \text{ for } 3\phi + 4\phi, \, \text{and 5 for } 4\phi + 5\phi.$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in

$$t = -CR \times ln(1 - V_{OL}/V_{CC2})$$


by a circuit of the right figure.

For example, when  $V_{OL}$  = 0.2 $V_{CC2}$ , C = 30 pF, R = 1 k $\Omega$ ,

hold time of output low level is

$$t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \ln(1 - 0.2\text{V}_{CC2}/\text{V}_{CC2})$$

= 6.7 ns.






Figure 5.33 Timing Diagram

$$V_{CC1} = V_{CC2} = 3 \text{ V}$$

#### **Switching Characteristics**

 $(V_{CC1} = V_{CC2} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C unless otherwise specified})$ 

# 5.3.4.5 In Wait State Setting $2\phi+3\phi$ , $2\phi+4\phi$ , $3\phi+4\phi$ , and $4\phi+5\phi$ , and Inserting 1 to 3 Recovery Cycles and Accessing External Area

Table 5.65 Memory Expansion Mode and Microprocessor Mode (in Wait State Setting  $2\phi + 3\phi$ ,  $2\phi + 4\phi$ ,  $3\phi + 4\phi$ , and  $4\phi + 5\phi$ , and Inserting 1 to 3 Recovery Cycles and Accessing External Area)

Cumbal	Doromotor	Measuring	Stan	Unit		
Symbol	Parameter	Condition	Min.	Max.	Offic	
t <sub>d(BCLK-AD)</sub>	Address output delay time			30	ns	
t <sub>h(BCLK-AD</sub> )	Address output hold time (in relation to BCLK)		0		ns	
t <sub>h(RD-AD</sub> )	Address output hold time (in relation to RD)		(Note 4)		ns	
t <sub>h(WR-AD)</sub>	Address output hold time (in relation to WR)		(Note 2)		ns	
t <sub>d(BCLK-CS)</sub>	Chip select output delay time			30	ns	
t <sub>h(BCLK-CS)</sub>	Chip select output hold time (in relation to BCLK)		0		ns	
t <sub>d(BCLK-ALE)</sub>	ALE signal output delay time			25	ns	
t <sub>h(BCLK-ALE</sub> )	ALE signal output hold time	See	-4		ns	
t <sub>d(BCLK-RD)</sub>	RD signal output delay time	Figure 5.29		30	ns	
t <sub>h(BCLK-RD)</sub>	RD signal output hold time		0		ns	
t <sub>d(BCLK-WR)</sub>	WR signal output delay time			30	ns	
t <sub>h(BCLK-WR)</sub>	WR signal output hold time		0		ns	
t <sub>d(BCLK-DB)</sub>	Data output delay time (in relation to BCLK)			40	ns	
t <sub>h(BCLK-DB)</sub>	Data output hold time (in relation to BCLK) (3)		0		ns	
t <sub>d(DB-WR)</sub>	Data output delay time (in relation to WR)		(Note 1)		ns	
t <sub>h(WR-DB)</sub>	Data output hold time (in relation to WR) (3)		(Note 2)		ns	

#### Notes:

1. Calculated according to the BCLK frequency as follows:

$$\frac{n \times 10^9}{f_{(BCLK)}} - 40[ns] \qquad \text{n is 3 for } 2\phi + 3\phi, \, 4 \, \text{for } 2\phi + 4\phi, \, 4 \, \text{for } 3\phi + 4\phi, \, \text{and 5 for } 4\phi + 5\phi.$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{m\times 10^9}{f_{(BCLK)}} - 10[ns]$$
 m is 1 when 1 recovery cycle is inserted, 2 when 2 recovery cycles are inserted, and 3 when 3 recovery cycles are inserted.

RENESAS

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in

$$t = -CR \times ln(1 - V_{OL}/V_{CC2})$$

by a circuit of the right figure.

For example, when  $V_{OL}$  = 0.2 $V_{CC2}$ , C = 30 pF, R = 1 k $\Omega$ , hold time of output low level is


$$t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \ln(1 - 0.2\text{V}_{\text{CC2}}/\text{V}_{\text{CC2}})$$

$$= 6.7 \text{ ns}$$

4. Calculated according to the BCLK frequency as follows:

$$\frac{m \times 10^9}{f_{(BCLK)}} + 0[ns]$$

m is 1 when 1 recovery cycle is inserted, 2 when 2 recovery cycles are inserted, and 3 when 3 recovery cycles are inserted.









Figure 5.34 Timing Diagram

## **Appendix 1. Package Dimensions**

The information on the latest package dimensions or packaging may be obtained from "Packages" on the Renesas Electronics website.







RF\	/ISI	ON	l HI	12.	ORY	•
111	/ IUI	$\mathbf{v}$		<b>.</b>	O(1)	

## M16C/65 Group Datasheet

Rev.	Date		Description				
Rev.	Date	Page	Summary				
1.00	Feb 02, 2009	-	First Edition issued.				
1.10	Sep 24, 2009	3	Table 1.2 Specifications for the 128-Pin Package (2/2) partially modified				
		5	Table 1.4 Specifications for the 100-Pin Package (2/2) partially modified				
		6	Table 1.5 Product List (1/2) partially modified				
		7	Table 1.6 Product List (2/2) partially modified				
		8	Figure 1.2 Marking Diagram (Top View) partially modified				
		29	Figure 3.2 Memory Map 13800h → 13000h				
		32	Table 4.2 "SFR Information (2/16)"notes partially modified				
		48	Table 5.1 Absolute Maximum Ratings partially modified				
		49	Table 5.2 Recommended Operating Conditions (1/3) partially modified				
		50	Table 5.3 Recommended Operating Conditions (2/3) partially modified				
		51	Table 5.4 Recommended Operating Conditions (3/3) added				
		51	Figure 5.1 Ripple Waveform added				
		52	Table 5.5 A/D Conversion Characteristics (1/2) partially modified				
		52	Figure 5.2 A/D Accuracy Measure Circuit added				
		53	Table 5.6 A/D Conversion Characteristics (2/2) partially modified				
		55	Table 5.8 CPU Clock When Operating Flash Memory (f <sub>(BCLK)</sub> ) partially modified				
		55	Table 5.9 Flash Memory (Program ROM 1, 2) Electrical Characteristics partially modified				
		56	Table 5.10 Flash Memory (Data Flash) Electrical Characteristics notes modified				
		57	Table 5.11 Voltage Detector 0 Electrical Characteristics partially modified				
		57	Table 5.12 Voltage Detector 1 Electrical Characteristics partially modified				
		58	Table 5.13 Voltage Detector 2 Electrical Characteristics partially modified				
		58	Table 5.14 Power-On Reset Circuit partially modified				
		59	Figure 5.3 Power-On Reset Circuit Electrical Characteristics 0.1 V → Vpor1				
		61	Table 5.16 40 MHz On-Chip Oscillator Circuit Electrical Characteristics (1/2) partially modified				
		61	Table 5.17 40 MHz On-Chip Oscillator Circuit Electrical Characteristics (2/2) added				
		61	Table 5.18 125 kHz On-Chip Oscillator Circuit Electrical Characteristics partially modified				
		63	Table 5.20 Electrical Characteristics (2) partially modified				
		64	Table 5.21 Electrical Characteristics (3) partially modified				
		65	Table 5.22 Electrical Characteristics (4) partially modified				
		66	Table 5.23 Electrical Characteristics (5) partially modified				
		67	Table 5.24 Reset Input (RESET Input) partially modified				
		85	Table 5.42 Electrical Characteristics (1) partially modified				
		87	Table 5.44 Electrical Characteristics (3) partially modified				
		88	Table 5.45 Electrical Characteristics (4) partially modified				
		89	Table 5.46 Electrical Characteristics (5) partially modified				
		90	Table 5.47 Reset Input (RESET Input) partially modified				
2.00	Dec 10, 2010	Overall	001Ah Voltage Detector Operation Enable Register: Changed reset value from "000X 0000b".				
		Overall	002Ah Voltage Monitor 0 Control Register: Changed reset value from "1100 XX10b".				
		Overall	002Bh Voltage Monitor 1 Control Register: Changed reset value from "1000 1X10b".				
		Overall	0324h Increment/Decrement Flag: Changed name from Up/Down Flag.				
		Overall	03DCh D/A Control Register: Changed reset value from "XXXX XX00b".				
		Overall	D08Ah to D08Bh PMC0 Counter Value Register: Deleted.				
		Overall	D09Eh to D09Fh PMC1 Counter Value Register: Deleted.				
		Overview					
		3, 5	Table 1.2 and Table 1.4 Specifications for the 128/100-Pin Package: Deleted note 1.				
		6	Table 1.5 Product List (1/2): Changed the development status.				
		19, 22	Table 1.12 and Table 1.15 Pin Functions: Changed the descriptions of the HOLD pin.				
		Address S					
		29	Figure 3.2 Memory Map: Added note 1 and 3 to the reserved areas.				

DE/	/101		JIC.	TORY	7
KE1	/IOI	UIV	ПІЭ	IUKI	

## M16C/65 Group Datasheet

Pov	Data		Description
Rev.	Date	Page	Summary
2.00	Dec 10, 2010	Special Fu	nction Registers (SFRs)
		31	Table 4.1 SFR Information (1):  • Deleted "the VCR1 register, the VCR2 register" from note 2.  • Deleted notes 5 to 6 and added note 5.
		32	Table 4.2 SFR Information (2): Deleted notes 2 to 7 and added note 2.
		49	4.2.1 Register Settings: Added the description regarding read-modify-write instructions.
		50	Table 4.20 Read-Modify-Write Instructions: Added.
		Electrical	Characteristics
		51	Table 5.1 Absolute Maximum Ratings: Added a row for the data area value to T <sub>opr</sub> (Flash program erase).
		52	Table 5.2 Recommended Operating Conditions (1/3): Added rows for the CEC value to $V_{CC1}$ , $V_{CC2}$ , $V_{IH}$ , and $V_{IL}$ .
		57	Table 5.9 Flash Memory (Program ROM 1, 2) Electrical Characteristics: Added a condition to the Read voltage row.
		60	Table 5.14 Power-On Reset Circuit:  • Added the t <sub>w(por)</sub> row.  • Added the last line in note 1.
		60	Figure 5.3 Power-On Reset Circuit Electrical Characteristics: Deleted note 2.
		64	Table 5.20 Electrical Characteristics (2): Added "ZP, IDU, IDV, IDW" to the $V_{T_+}$ - $V_{T}$ row.
		65	Table 5.21 Electrical Characteristics (3):  Moved R5F3651ENFC and R5F3651EDFC to Table 5.22 Electrical Characteristics (4).
		73, 96	5.2.2.7 and 5.3.2.7 Multi-master I <sup>2</sup> C-bus: Added.
			Table 5.37 to Table 5.42 and Table 5.60 to Table 5.65 Memory Expansion Mode and
		,	Microprocessor Mode: Deleted the following:  • HOLD input setup time  • HOLD input hold time  • HLDA output delay time
		74	Table 5.37 Memory Expansion Mode and Microprocessor Mode: Changed RDY input setup time from 30.
		75, 98	Figure 5.13 and Figure 5.28 Timing Diagram: Deleted lower figure (Common to wait state and no wait state settings).
		86, 109	Figure 5.19 and Figure 5.34 Timing Diagram: Changed the width of th(RD-AD).
		87	Table 5.43 Electrical Characteristics (1):  • Added rows for the CEC value to V <sub>OL</sub> , V <sub>T+</sub> -V <sub>T-</sub> , and Leakage current in powered-off state.  • Added "ZP, IDU, IDV, IDW" to the V <sub>T+</sub> - V <sub>T-</sub> row.
		88	Table 5.44 Electrical Characteristics (2): Moved R5F3651ENFC and R5F3651EDFC to Table 5.45 Electrical Characteristics (3).
		88 to 90	Table 5.44 to Table 5.46 Electrical Characteristics (2) to (4): Changed "VCC1 = $5.0 \text{ V"}$ to "VCC1 = $3.0 \text{ V"}$ in the During flash memory program and During flash memory erase rows.
		97	Table 5.60 Memory Expansion Mode and Microprocessor Mode: Changed RDY input setup time from 40.
2.10	Ju. 31, 2012		Characteristics
		Vcc = 5 V	
		65, 66, 67	Table 5.21 Electrical Characteristics (3), Table 5.22 Electrical Characteristics (4), and Table 5.23 Electrical Characteristics (5): Changed the Measuring Condition column of 40 MHz on-chip oscillator for the 40 MHz on-chip oscillator mode in the I <sub>CC</sub> .
		Vcc = 3 V	
		88, 89, 90	Table 5.44 Electrical Characteristics (2), Table 5.45 Electrical Characteristics (3), and Table 5.46 Electrical Characteristics (4): Changed the Measuring Condition column of 40 MHz on-chip oscillator for the 40 MHz on-chip oscillator mode in the I <sub>CC</sub> .
	L		

All trademarks and registered trademarks are the property of their respective owners.

HDMI and High-Definition Multimedia Interface are registered trademarks of HDMI Licensing, LLC.

### General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

#### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

#### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

#### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

#### 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information,
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries, (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



#### **SALES OFFICES**

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe GmbH

Renesas Electronics Europe Limited
Dukes Meadow, Milliboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Ha Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 nunLu Haidian District. Beijing 100083. P.R.China

Renesas Electronics (Shanghal) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: 486-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2868-9318, Fax: +852 2868-90229044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tei: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-588-5141