
# ECE 3300 Digital Circuit Design Using Verilog

Exercise 3

Choi Tim Antony Yung

November 15, 2020

## State Diagram



### State Table

Present State	$\begin{array}{ c c } \text{Next} \\ w = 0 \end{array}$	State $w = 1$	$\left  \begin{array}{c} \text{Output} \\ z \end{array} \right $	
A	A	В	0	
В	С	F	0	
$\mathbf{C}$	D	В	0	
D	A	E	0	
$\mathbf{E}$	С	F	1	
$\mathbf{F}$	С	G	0	
G	С	H	0	
Н	C	H	1	


# State-assigned Table


Present State			Next State $w = 0 \qquad   \qquad w = 1$					Output		
	$y_2$	$y_1$	$y_0$	$Y_2$	$Y_1$	$Y_0$	$Y_2$	$Y_1$	$Y_0$	
A	0	0	0	0	0	0	0	0	1	0
В	0	0	1	0	1	0	1	0	1	0
$\mathbf{C}$	0	1	0	0	1	1	0	0	1	0
D	0	1	1	0	0	0	1	0	0	0
$\mathbf{E}$	1	0	0	0	1	0	1	0	1	1
$\mathbf{F}$	1	0	1	0	1	0	1	1	0	0
G	1	1	0	0	1	0	1	1	1	0
Н	1	1	1	0	1	0	1	1	1	1

### Truth Table

$\overline{w}$	$y_2$	$y_1$	$y_0$	$Y_2$	$Y_1$	$Y_0$	z
0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0
0	0	1	0	0	1	1	0
0	0	1	1	0	0	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	0	0
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	1
1	0	0	0	0	0	1	0
1	0	0	1	1	0	1	0
1	0	1	0	0	0	1	0
1	0	1	1	1	0	0	0
1	1	0	0	1	0	1	1
1	1	0	1	1	1	0	0
1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	1


#### Karnaugh Maps






$$Y_2 = wy_0 + wy_2 = w(y_2 + y_0)$$

$$Y_1 = \underline{y_2y_0} + y_2y_1 + \overline{w}(y_2 \oplus y_1 \oplus y_0)$$







$$Y_0 = \underline{w}\overline{y_0} + \overline{y_2}y_1\overline{y_0} + w(y_2 \oplus y_1 \oplus y_0)$$

$$z = y_2 \left( y_1 \odot y_0 \right)$$

### Schematic





#### Conclusion

A significant difference between the two schematic is that the Vivado generated one use LUTs in contrast to logic gates. Also, the Vivado generated one have 8 flipflops instead of three.