
# ECE 2300L Digital Logic Design Laboratory

Experiment 11

Report

Choi Tim Antony Yung April 23, 2020

## State Diagram




## State Table

$\overline{A}$	B	$A^+$	$B^+$	$\mid T_A \mid$	$T_B$
0	0	0	1	0	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	0	0	1	1


## Truth Table

$\overline{A}$	В	$T_A$	$\overline{A}$	В	$\mid T_B \mid$
0	0	0	0	0	1
0	1	1	0	1	1
1	0	0	1	0	1
1	1	1	1	1	1

## Karnaugh Maps



## Schematic






# DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

The SN54LS/74LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

#### LOGIC DIAGRAM (Each Flip-Flop)



### **MODE SELECT — TRUTH TABLE**

OPERATING MODE		INPUTS	OUTPUTS		
OPERATING MODE	<u>C</u> D	J	K	Q	Q
Reset (Clear)	L	Х	Х	L	Н
Toggle	Н	h	h	q	q
Load "0" (Reset)	Н	Į.	h	Ĺ	H
Load "1" (Set)	Н	h	I	Н	L
Hold	Н	- 1	- 1	q	q

H, h = HIGH Voltage Level

L, I = LOW Voltage Level


X = Don't Care


I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

### SN54/74LS73A

# DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

**LOW POWER SCHOTTKY** 





## Demo

A video demonstration can be found here at https://photos.app.goo.gl/729cwgJ9mkX1yE7Z6

