

```
; master program
2
3
              INCLUDE <P18F4321.INC>
 ORG
                     0 \times 100
6
7
              ; init config
              : ADCON
9
                                     ; Vref = Vdd - Vss, all digital
              MOVLW
                     0x0F
10
             MOVWE
                     ADCON1
11
              ; TRISC
12
                     0x00
                                      ; SCK, SDO, all digital output
             MOVLW
13
             MOVWF
                    TRISC
14
              : TRISD
15
             MOVLW
                     0xFF
                                      ; switches, all digital input
16
              MOVWF
                      TRISB
17
              : SSPSTAT
18
             MOVLW
                     0x40
                                      ; high to low clock
19
             MOVWF
                      SSPSTAT
20
              ; SSPCON
21
                     0x20
                                      ; enable SPI, set as master
             MOVLW
22
              MOVWF
                     SSPCON1
23
24
              ; main loop
                   PORTB, SSPBUF ; move PORTB to SSPBUF to be transmitted
25
      LOOP
             MOVE
             BTFSS SSPSTAT, BF ; if transmisison completed branch back to loop
26
      RUNNIN
27
                                      ; transmission in progress
              BRA
                     RUNNIN
28
              BRA
                     LOOP
29
30
              END
```

```
; slave program
              INCLUDE <P18F4321.INC>
              ORG
                      0x100
              ; init config
              : ADCON
9
              MOVLW
                      0x0F
                                     ; Vref = Vdd - Vss, all digital
10
              MOVWF
                      ADCON1
              ; TRISC
                      0xFF
                                      ; SCK, SDI, all digital input
              MOVLW
13
              MOVWF
                      TRISC
              : TRISD
15
              MOVLW
                      0x00
                                            LEDs, all digital output
16
              MOVWF
                      TRISD
17
              : SSPSTAT
18
              MOVLW
                     0x40
                                       ; high to low clock
19
              MOVWE
                      SSPSTAT
20
              ; SSPCON
              MOVLW
                      0x25
                                      ; enable SPI, set as slave
22
              MOVWF
                    SSPCON1
23
24
              ; main loop
              BTFSC SSPSTAT, BF ; if transmission not completed branch here
25
      LOOP
26
              MOVFF SSPBUF, PORTD ; transmission completed, move SSPBUF to PORTD
27
              BRA
                     LOOP
28
29
              END
```