


ECE 3300
Digital Circuit Design Using Verilog

Exercise 3

Choi Tim Antony Yung

November 15, 2020

State Diagram



State Table

Present State	Next State		Output z
	$w = 0$	$w = 1$	
A	A	B	0
B	C	F	0
C	D	B	0
D	A	E	0
E	C	F	1
F	C	G	0
G	C	H	0
H	C	H	1


State-assigned Table

Present State				Next State						Output
				$w = 0$			$w = 1$			
	y_2	y_1	y_0	Y_2	Y_1	Y_0	Y_2	Y_1	Y_0	z
A	0	0	0	0	0	0	0	0	1	0
B	0	0	1	0	1	0	1	0	1	0
C	0	1	0	0	1	1	0	0	1	0
D	0	1	1	0	0	0	1	0	0	0
E	1	0	0	0	1	0	1	0	1	1
F	1	0	1	0	1	0	1	1	0	0
G	1	1	0	0	1	0	1	1	1	0
H	1	1	1	0	1	0	1	1	1	1


Truth Table

w	y_2	y_1	y_0	Y_2	Y_1	Y_0	z
0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0
0	0	1	0	0	1	1	0
0	0	1	1	0	0	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	0	0
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	1
1	0	0	0	0	0	1	0
1	0	0	1	1	0	1	0
1	0	1	0	0	0	1	0
1	0	1	1	1	0	0	0
1	1	0	0	1	0	1	1
1	1	0	1	1	1	0	0
1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	1


Karnaugh Maps




$$Y_2 = wy_0 + wy_2 = w(y_2 + y_0)$$



$$Y_1 = y_2 y_0 + y_2 y_1 + \bar{y}_2 (y_2 \oplus y_1 \oplus y_0)$$





$$Y_0 = w\bar{y}_0 + \bar{y}_2 y_1 \bar{y}_0 + w(y_2 \oplus y_1 \oplus y_0)$$



$$z = y_2 (y_1 \odot y_0)$$

Schematic





Conclusion

A significant difference between the two schematic is that the Vivado generated one use LUTs in contrast to logic gates. Also, the Vivado generated one have 8 flipflops instead of three.