

INS

```

1      ; master program
2
3      INCLUDE <P18F4321.INC>
4
5      ORG      0x100
6
7      ; init config
8      ; ADCON
9      MOVLW    0x0F          ; Vref = Vdd - Vss, all digital
10     MOVWF    ADCON1
11     ; TRISC
12     MOVLW    0x00          ; SCK, SDO, all digital output
13     MOVWF    TRISC
14     ; TRISD
15     MOVLW    0xFF          ; switches, all digital input
16     MOVWF    TRISB
17     ; SSPSTAT
18     MOVLW    0x40          ; high to low clock
19     MOVWF    SSPSTAT
20     ; SSPCON
21     MOVLW    0x20          ; enable SPI, set as master
22     MOVWF    SSPCON1
23
24     ; main loop
25 LOOP    MOVF    PORTB, SSPBUF ; move PORTB to SSPBUF to be transmitted
26 RUNNIN BTFSF    SSPSTAT, BF   ; if transmisison completed branch back to loop
27        BRA     RUNNIN        ; transmission in progress
28        BRA     LOOP
29
30     END

```

```

1      ; slave program
2
3      INCLUDE <P18F4321.INC>
4
5      ORG      0x100
6
7      ; init config
8      ; ADCON
9      MOVLW    0x0F      ; Vref = Vdd - Vss, all digital
10     MOVWF    ADCON1
11     ; TRISC
12     MOVLW    0xFF      ; SCK, SDI, all digital input
13     MOVWF    TRISC
14     ; TRISD
15     MOVLW    0x00      ; LEDs, all digital output
16     MOVWF    TRISD
17     ; SSPSTAT
18     MOVLW    0x40      ; high to low clock
19     MOVWF    SSPSTAT
20     ; SSPCON
21     MOVLW    0x25      ; enable SPI, set as slave
22     MOVWF    SSPCON1
23
24     ; main loop
25 LOOP  BTFSCL    SSPSTAT, BF      ; if transmission not completed branch here
26     MOVFF    SSPBUF, PORTD      ; transmission completed, move SSPBUF to PORTD
27     BRA      LOOP
28
29     END

```