


Harry Sarson, Ryan Voo, Phillip Stanley-Marbell. **The University of Cambridge.**

Abstract

Developing systems software for new hardware architectures is challenging. Developing low-level embedded system firmware or operating system software while evolving a processor architectures is harder still. narvie is a Read Evaluate Print Loop (REPL) that provides an interactive interface to an open-source RISC-V (RV32I) processor design². narvie allows operating systems researchers and hardware architects to interact with a RISC-V processor implementation running in an iCE40 low-power low-pincount FPGA.


Method




Existing instruction REPLs such as Rappel³ (linux) and WinRepl⁴ (Windows) execute individual x86 instructions by modifying the instructions of a child process in memory.

narvie REPL
Interface on host
Execution on FPGA


Pipelined RISC-V + narvie
On iCE40 FPGA




The processor clock does not run continuously. Only when an instruction is received does the clock start and it stops as soon as the instruction has been fully evaluated. narvie uses a processor with a five stage pipeline and so five rising edges of the processor clock are required each time.



Source: www.semiconductorstore.com



Source: www.electronicweekly.com



Idea


narvie evaluating the right shift operation. The bits in x1 are shift left by 4 and stored in x2.

narvie provides a terminal user interface. Once the user enters an RISC-V instruction mnemonic ①, narvie converts the input into a binary instruction ② and sends it to the FPGA via a serial port ③. Finally, the registers are read back and displayed to the user ④.


narvie exposes the RISC-V instruction set architecture in a very basic form and demonstrate in a concrete way what individual instructions do. By allowing evaluation of individual instructions, narvie will help programmers to gain understanding of RISC-V.

Hardware Implementation

1. Load the instruction from UART.
2. Clock the processor once.
3. Replace the instruction by a no-op.
4. Clock the processor four more times.
5. Send the registers over UART.



Lattice mobile development board containing iCE40 FPGAs that can be programmed and communicated with via USB. Source: www.latticesemi.com



Timing diagram showing the five processor clocks that run to evaluate an instruction. Has received instruction and Received instruction are set by hardware listening to UART. Source: wavedrom.com

Contributions:

narvie is a new tool enabling evaluation of individual RISC-V instructions, enable experimentation and exploration.

References:

1. narvie is an acronym of native RISC-V instruction evaluator.
2. Andrew Waterman and Yunsup Lee and David Patterson and Krste Asanovic. The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.0, 2014.
3. yrp60. rappel, 2018. URL: <https://github.com/yrp604/rappel>.
4. zerosum0x0. WinRepl, 2017. URL: <https://github.com/zerosum0x0/WinREPL>