

EEE 466 (January 2024)

Analog Integrated Circuits & Devices Laboratory

Final Project Report

G1 (Project Group 3)

Design of Bandgap Reference Voltage Generator

Course Instructors:

Dr. Muhammad Abdullah Arafat,
Assistant Professor
Nafis Sadik, Lecturer

Signature of Instructor: _____

Academic Honesty Statement:

IMPORTANT! Please carefully read and sign the Academic Honesty Statement, below. Type the student ID and name, and put your signature. You will not receive credit for this project experiment unless this statement is signed in the presence of your lab instructor.

"In signing this statement, We hereby certify that the work on this project is our own and that we have not copied the work of any other students (past or present), and cited all relevant sources while completing this project. We understand that if we fail to honor this agreement, We will each receive a score of ZERO for this project and be subject to failure of this course."

Signature: _____ Full Name: Anudwaipaon Antu Student ID: 1906001	Signature: _____ Full Name: Sabbir Ahmed Student ID: 1906004
Signature: _____ Full Name: Junayet Hossain Student ID: 1906026	Signature: _____ Full Name: Vivek Chowdhury Student ID: 1906031

Table of Contents

1	Abstract	1
2	Introduction	1
3	Design	2
4	Implementation	5
	4.1 Simulation Results... ..	5
5	Future Work (PO(l))	10
6	References	10

1 Abstract

A bandgap reference is a crucial component in electronic circuits, designed to provide a stable DC bias voltage regardless of temperature, power supply variations, or changes in load. Constructed using Cadence's gpdk045 library, our bandgap reference voltage generator incorporates several key elements. These include a current mirror-based Proportional to Absolute Temperature (PTAT) voltage generator, a Complementary to Absolute Temperature (CTAT) voltage generator, and an active RC filter aimed at noise reduction.

2 Introduction

Creating a Voltage Reference Generator is essential in analog and mixed-signal circuitry like data converters and voltage regulators. To achieve an optimal voltage reference, we aim for the following:

1. Ensuring the output voltage remains unaffected by temperature variations.
2. Guaranteeing the output voltage remains consistent regardless of changes in the power supply.
3. Providing the capability to scale the output voltage easily.
4. Ensuring operation across a broad range of supply voltages.

Within this project, we've developed a bandgap reference voltage generator with specified parameters such as output voltage, supply current, output voltage noise, temperature coefficient, line regulation, and load regulation.

Target specifications:

V_{REF}	0.9	V
Supply Current (max)	0.1	mA
Output voltage noise	0.2 (0.1Hz to 10Hz)	mVP-P
Output current capability	1	mA
Temperature Coefficient (-40°C ~125°C) (max)	50	ppm/°C
Input Voltage Range	2-5	V
Line Regulation	1	mV/V
Load Regulation	1	mV/mA

3 Design

Operation:

The cascode mirror (M5-M8) keeps the currents in Q1, Q2, and Q3 identical.

Thus,

$$V_{BE1} = I_2 R + V_{BE2}$$


or

$$I_2 = \frac{V_T}{R} \ln(n)$$

Therefore,


$$V_{REF} = V_{BE3} + I_2(kR) = V_{BE3} + kV_T \ln(n)$$

Use k and n to design the desired value of K (n is an integer greater than 1).



In our design, the overall circuit can be broken into the following parts-


1. CTAT Circuit Design



V_{BE} of a diode connected BJT decreases with temperature. We can use a diode or a BJT to generate CTAT (Complementary to Absolute Temperature) voltage.


When a diode or diode connected BJT is biased using a constant current source, the diode voltage shows CTAT nature. Thermal voltage (V_T) and saturation current both are temperature dependent but I_s dominates making the overall voltage CTAT.

2. PTAT Circuit Design




In this figure, due to the difference in BJT area, the two branches individually generate CTAT voltages with different slopes. The difference of these two voltages is PTAT (Proportional to Absolute Temperature) in nature.

3. Cascode Current Mirror




A cascode current mirror provides better supply rejection compared to a single stage current mirror

4. Buffer stage




Buffer stage provides isolation between the bandgap reference generator and external loads. This ensures that various loading conditions do not have any effect on the reference generator circuit.

5. Active Low Pass Filter



An active low pass filter is used for meeting the noise specification.

4 Simulation Model




5 Implementation

Initially, we constructed distinct CTAT and PTAT circuits. Their integration facilitated temperature independence. Next, employing a cascode current mirror circuit ensured independence from supply voltage fluctuations. Subsequently, we implemented a filter to diminish low-frequency output noise.

1. Results

Plot of final Vref and d/dT (Vref) (With Respect to Temperature):




The formula of temperature coefficient in ppm/ C can be given as follows:

$$\frac{V_{BG,max} - V_{BG,min}}{V_{BG,mean} \cdot (T_{max} - T_{min})} \cdot 10^6,$$

For the following figure,


the voltage temperature coefficient is approximately 13 ppm/°C.



Using the formula, we can show that,


The temperature coefficient of our design is around 20.197 ppm/ C for the circuit that we designed. ($V_{max}=898.991 \text{ mV}$, $V_{min}=896 \text{ mV}$)

Plot of final Vref (With Respect to voltage):



This circuit requires a minimum 2.6V supply to operate properly. In the 3-4V supply range, which is also our primary area of interest, this circuit can provide almost constant V_{ref} .


Plot of Supply Current:



Here, a dc sweep is performed in the x axis for varying R and in the y axis for varying V_{in} . All values are less than 100 μA .

Plot of Noise Spectral Density:

Peak to peak noise = $6.6 * \text{Noise}_{\text{rms}}$



$$\text{Noise}_{\text{rms}} = \max(\text{noise spectral density}) * \sqrt{\text{bandwidth}}$$


The bandwidth of this circuit after adding a passive RC filter with very low cutoff frequency is nearly 0.0855 Hz. Thus, overall peak to peak noise is nearly 26.892 μV .

Plot for Line Regulation:

Line Regulation is the ability of a power supply to maintain a constant output voltage (V_o) despite changes to the input voltage (V_i)

Straight line : output voltage

Curve line : $d(v_{out})/d(v_{in})$ vs input voltage




Within 3-4V supply voltage range, the minimum value of line regulation of this circuit is –


$$\frac{\Delta V_{out}}{\Delta V_{in}} = 5.07 \text{ mV/V}$$

Plot for Load Regulation:

Load regulation is a characteristic that expresses how much the output voltage changes before and after the output current changes. In regards to the electrical characteristics, it expresses how many mV change when the output current is changed from a certain number of mA to another certain number of mA.

The plot of V_{out} vs R & dv/di are shown here:






The max value is 279.306n mV/mA.

Plot of Output Current Capability:

For 4 V input,



We get the maximum output current of 1mA at 905 Ohm load.

Final Specs:

Vref	900.425	mV
Supply Current (max)	58.375	uA
Output Voltage Noise	26.892 (0.1 Hz to 10 Hz)	uV P-P
Output Current Capability	999.363	uA
Temperature Coefficient	20.197	ppm/ C
Input Voltage Range	2.6-4.7	V
Line Regulation	5.07	mV/V
Load Regulation	2.79×10^{-7}	mV/mA

6 Future Work (PO(I))

Our designed circuit can be improved by using an operational amplifier in PTAT circuit. Moreover, BJT is much bigger in size and fabrication of BJT is problematic. Hence, all MOSFET structures can be used in future.

7 References

1. Razavi, B. (2021). *The Design of a Low-Voltage Bandgap Reference [The Analog Mind]*. 13(3), 6–16. <https://doi.org/10.1109/mssc.2021.3088963>
2. Mobarak, M., Bahmani, F., & Zhang, H. (n.d.). *Bandgap Reference: Basics Thanks for the help provided*. Retrieved September 8, 2023, from <https://people.engr.tamu.edu/s-sanchez/607%20Lect%204%20Bandgap-2009.pdf>
3. Gupta, V. (2007). An accurate, trimless, high PSRR, low-voltage, CMOS bandgap reference IC. *Repository.gatech.edu*. <https://repository.gatech.edu/entities/publication/d3379be6-f476-4fe8-8770-1bc2de40f039>
4. Han, D.-O., Kim, J.-H., & Kim, N.-H. (n.d.). *Design of Bandgap Reference and Current Reference Generator with Low Supply Voltage*. <http://web.mit.edu/Magic/Public/papers/04734888.pdf>
5. Sanborn, K., Ma, D., & Ivanov, V. (2007). A Sub-1-V Low-Noise Bandgap Voltage Reference. 42(11), 2466–2481. <https://doi.org/10.1109/jssc.2007.907226>
6. Jiang, Y., & Lee, E. K. F. (2005). A Low Voltage Low 1/f Noise CMOS Bandgap Reference. <https://doi.org/10.1109/iscas.2005.1465477>
7. Banba, H., Shiga, H., Umezawa, A., Miyaba, T., Tanzawa, T., Atsumi, S., & Sakui, K. (1999). A CMOS bandgap reference circuit with sub-1-V operation. *IEEE Journal of Solid-State Circuits*, 34(5), 670–674. <https://doi.org/10.1109/4.760378>