
Arquitetura de Computadores


PROF. ISAAC

Personalizando o EdSim51 para Projeto

Modificando as Teclas do Teclado Matricial

No edSim51 você pode modificar as teclas do seu teclado matricial, para configurá-lo de acordo com o seu projeto.







Para modificar, basta clicar com o botão direito sobre a tecla e escrever o novo *Label* da tecla.

Modificando os label dos botões

No edSim51 você pode modificar os *label* dos botões para configurá-lo de acordo com o seu projeto.






Para modificar, basta clicar com o botão direito sobre o botão e escrever o novo *Label*.

ADC e DAC

DAC

DAC - Digital to Analog Converter


O conversor digital-analógico (DAC), é um circuito eletrônico que converte uma grandeza digital (código binário) em uma grandeza analógica (normalmente uma tensão ou uma corrente).



DAC - Digital to Analog Converter


Exemplo:

Podemos converter um sinal digital de números de 0 a 1023 para um sinal analógico de tensão de 0 a 5V.




DAC - Digital to Analog Converter - EdSim51


O 8051 não possui um DAC, mas no simulador EdSim51 tem um DAC externo.



DAC - Digital to Analog Converter - EdSim51

No EdSim51 o DAC está ligado no scope.






Programação

Exemplo de escrita no DAC

Este exemplo escreve no DAC, será escrito um valor que seja sempre incrementado.



Exemplo de escrita no DAC

```
; This program generates a ramp on the DAC; output.

; You can try adding values other than 8; to the accumulator to see what this does; to the ramp signal.

CLR PØ.7 ; enable the DAC WR line loop:

MOV P1, A ; move data in the accumulator to the ADC inputs (on P1)


ADD A, #4 ; increase accumulator by 4


JMP loop ; jump back to loop
```

Exemplo 02

DAC - Digital to Analog Converter - EdSim51

Utilizando o DAC com o comparador.





Exemplo 02 de escrita no DAC e usando o comparador

Execute o programa e observe o pino P3.7

```
; This program generates a ramp on the DAC
; output.


; You can try adding values other than 8
; to the accumulator to see what this does
; to the ramp signal.

CLR PØ.7 ; enable the DAC WR line
loop:
   MOV P1, A ; move data in the accumulator to the ADC inputs (on P1)
   ADD A, #4 ; increase accumulator by 4
   JMP loop ; jump back to loop
```

ADC

ADC - Analog to Digital Converter


O conversor analógico-digital (ADC), é um circuito eletrônico que converte uma grandeza analógica (normalmente uma tensão ou uma corrente) em uma grandeza digital (código binário).



ADC - Analog to Digital Converter


Exemplo:


Podemos converter um sinal analógico de tensão 0 a 5V em números de 0 a 1023 em binário.



ADC - Analog to Digital Converter – EdSim51

O 8051 não possui um ADC, mas no simulador EdSim51 tem um ADC externo.







ADC enabled Comparator disabled

ADC - Analog to Digital Converter – EdSim51


Os valores do ADC devem ser modificados manualmente.





ADC enabled Comparator disabled

ADC - Analog to Digital Converter – EdSim51





ADC enabled Comparator disabled

Pin	Function
RD	Enables the tri-state outputs, when logic 0.
WR	On a positive edge, initiates conversion.
INTR	Goes to logic 0 when conversion is complete and remains low until another conversion is initiated.
i/p	Analogue input signal applied here.
CS	Enables the device, when logic 0.
D0 - D7	Tri-state digital outputs.

Exemplo

Este exemplo escreve na porta P1 os valores que são lidos no ADC. O valor de tensão do ADC é modificado manualmente.





ADC enabled Comparator disabled

```
ORG Ø
           ; reset vector
   JMP main
                  ; jump to the main program
                 ; external Ø interrupt vector
ORG Ø3h
   JMP extØISR ; jump to the external Ø ISR
ORG 3ØH
                  ; main program starts here
main:
   SETB ITØ
                 ; set external Ø interrupt as edge-activated
                 ; enable external Ø interrupt
   SETB EXØ
                 ; set the global interrupt enable bit
   SETB EA
rot:
   CLR P3.6
               ; clear ADC WR line
                 ; then set it - this results in the required positive edge to start a conversion
   SETB P3.6
   CALL delay
   JMP rot
; end of main program
; external Ø ISR - responds to the ADC conversion complete interrupt
extØISR:
   CLR P3.7
                   ; clear the ADC RD line - this enables the data lines
               ; take the data from the ADC on P2 and send it to the DAC data lines on P1
   MOV P1, P2
                  ; disable the ADC data lines by setting RD
   SETB P3.7
                 ; return from interrupt
   RETI
delay:
   MOV RØ, #4Ø
   DJNZ RØ, $
   RET
```

```
ORG Ø ; reset vector

JMP main ; jump to the main program

ORG Ø3h ; external Ø interrupt vector

JMP extØISR ; jump to the external Ø ISR

ORG 3ØH ; main program starts here
```

```
Pedido
                                Endereço
             Interrupção
  IE0
               Externa 0
                                  0003H
            Temporizador 0
 TF0
                                 000BH
  IE1
               Externa 1
                                  0013H
 TF1
                                 001BH
            Temporizador 1
TI ou RI
                 Serial
                                  0023H
```

```
main:
                    ; set external Ø interrupt as edge-activated
    SETB ITØ
                    ; enable external Ø interrupt
    SETB EXØ
                    ; set the global interrupt enable bit
    SETB EA
rot:
    CLR P3.6
                    : clear ADC WR line
                    ; then set it - this results in the required positive edge to start a conversion
    SETB P3.6
   CALL delay
    JMP rot
; end of main program
; external Ø ISR - responds to the ADC conversion complete interrupt
extØISR:
    CLR P3.7
                    ; clear the ADC RD line - this enables the data lines
   MOV P1, P2
                    ; take the data from the ADC on P2 and send it to the DAC data lines on P1
                    ; disable the ADC data lines by setting RD
    SETB P3.7
    RETI
                    ; return from interrupt
```

```
TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0
                                                                                        → 0 - Nível / 1 - Borda
                                                                                        → Flag Externa 0
ORG Ø
                     : reset vector

→ 0 - Nível / 1 - Borda
    JMP main
                     ; jump to the main program
                                                                                        → Flag Externa 1
                                                                            → Pára/Corre Temporizador 0
ORG Ø3h
                     ; external Ø interrupt vector
                                                                            → Overflow Temporizador 0
    JMP extØISR
                     ; jump to the external Ø ISR
                                                                            → Pára/Corre Temporizador 1
                                                                            → Overflow Temporizador 1
ORG 3ØH
                     ; main program starts here
main:
    SETB ITØ
                     ; set external Ø interrupt as edge-activated
    SETB EXØ
                     ; enable external Ø interrupt
                     ; set the global interrupt enable bit
    SETB EA
rot:
    CLR P3.6
                     : clear ADC WR line
    SETB P3.6
                     ; then set it - this results in the required positive edge to start a conversion
    CALL delay
    JMP rot.
; end of main program
; external Ø ISR - responds to the ADC conversion complete interrupt
extØISR:
    CLR P3.7
                     : clear the ADC RD line - this enables the data lines
                     ; take the data from the ADC on P2 and send it to the DAC data lines on P1
    MOV P1, P2
    SETB P3.7
                     ; disable the ADC data lines by setting RD
                     ; return from interrupt
    RETI
```

Registrador: TCON 5 4 3 2

```
Registrador: IE
                                                                                             0 = desabilita
                                                                                             1 = habilita
                                                                     ES ET1 EX1 ET0 EX0
                                                       EA
ORG Ø
                                                                                            → Externa 0
                     : reset vector
    JMP main
                     ; jump to the main program
                                                                                             → Temporizador 0
                                                                                            → Externa 1
ORG Ø3h
                     ; external Ø interrupt vector
                                                                                             → Temporizador 1
    JMP extØISR
                     ; jump to the external Ø ISR
                                                                                             → Serial
                                                                                             → Todas
ORG 3ØH
                     ; main program starts here
main:
                     : set external Ø interrupt as edge-activated
    SETB ITØ
    SETB EXØ
                     ; enable external Ø interrupt
                     ; set the global interrupt enable bit
    SETB EA
rot:
    CLR P3.6
                     : clear ADC WR line
    SETB P3.6
                     ; then set it - this results in the required positive edge to start a conversion
    CALL delay
    JMP rot.
; end of main program
; external Ø ISR - responds to the ADC conversion complete interrupt
extØISR:
    CLR P3.7
                     : clear the ADC RD line - this enables the data lines
                     ; take the data from the ADC on P2 and send it to the DAC data lines on P1
    MOV P1, P2
    SETB P3.7
                     ; disable the ADC data lines by setting RD
                     ; return from interrupt
    RETI
```

```
Pin
                                           Function
                                           Enables the tri-state outputs, when logic 0.
                                     RD
                                           On a positive edge, initiates conversion.
                                     WR
                                           Goes to logic 0 when conversion is complete and remains low until another conversion is initiated.
                                    INTR
ORG Ø
                       ; reset 1
                                           Analogue input signal applied here.
                                     i/p
    JMP main
                       ; jump to
                                     CS
                                           Enables the device, when logic 0.
                                   D0 - D7
                                           Tri-state digital outputs.
ORG Ø3h
                       ; externa
    JMP extØISR
                       ; jump to the external Ø ISR
ORG 3ØH
                       ; main program starts here
main:
                       ; set external Ø interrupt as edge-activated
    SETB ITØ
                       ; enable external Ø interrupt
    SETB EXØ
                       ; set the global interrupt enable bit
    SETB EA
rot:
    CLR P3.6
                       : clear ADC WR line
    SETB P3.6
                       ; then set it - this results in the required positive edge to start a conversion
    CALL delay
    JMP rot.
; end of main program
; external Ø ISR - responds to the ADC conversion complete interrupt
extØISR:
    CLR P3.7
                       : clear the ADC RD line - this enables the data lines
                       ; take the data from the ADC on P2 and send it to the DAC data lines on P1
    MOV P1, P2
    SETB P3.7
                       ; disable the ADC data lines by setting RD
                       ; return from interrupt
    RETI
```

```
ORG Ø
                   : reset vector
    JMP main
                    ; jump to the main program
ORG Ø3h
                    ; external Ø interrupt vector
    JMP extØISR
                    ; jump to the external Ø ISR
ORG 3ØH
                    ; main program starts here
main:
                    ; set external Ø interrupt as edge-activated
    SETB ITØ
                    ; enable external Ø interrupt
    SETB EXØ
    SETB EA
                    ; set the global interrupt enable bit
rot:
                    ; clear ADC WR line
    CLR P3.6
    SETB P3.6
                    ; then set it - this results in the required positive edge to start a conversion
    CALL delay
    JMP rot
; end of main program
; external Ø ISR - responds to the ADC conversion complete interrupt
extØISR:
    CLR P3.7
                    : clear the ADC RD line - this enables the data lines
                    ; take the data from the ADC on P2 and send it to the DAC data lines on P1
    MOV P1, P2
    SETB P3.7
                    ; disable the ADC data lines by setting RD
                    ; return from interrupt
    RETI
```

```
Pin
                                              Function
                                              Enables the tri-state outputs, when logic 0.
                                       RD
                                              On a positive edge, initiates conversion.
                                      WR
                                              Goes to logic 0 when conversion is complete and remains low until another conversion is initiated.
                                      INTR
ORG Ø
                        ; reset 1
                                             Analogue input signal applied here.
                                       i/p
                        ; jump to
    JMP main
                                       CS
                                              Enables the device, when logic 0.
                                     D0 - D7
                                              Tri-state digital outputs.
ORG Ø3h
                        ; externa
                        ; jump to the external Ø ISR
    JMP extØISR
ORG 3ØH
                        ; main program starts here
main:
                        ; set external Ø interrupt as edge-activated
     SETB ITØ
                        ; enable external Ø interrupt
     SETB EXØ
                        ; set the global interrupt enable bit
     SETB EA
rot:
    CLR P3.6
                        : clear ADC WR line
     SETB P3.6
                        ; then set it - this results in the required positive edge to start a conversion
    CALL delay
    JMP rot.
; end of main program
```

```
; external Ø ISR - responds to the ADC conversion complete interrupt

extØISR:

CLR P3.7 ; clear the ADC RD line - this enables the data lines

MOV P1, P2 ; take the data from the ADC on P2 and send it to the DAC data lines on P1


SETB P3.7 ; disable the ADC data lines by setting RD


RETI ; return from interrupt
```

```
ORG Ø
           ; reset vector
   JMP main
                  ; jump to the main program
                 ; external Ø interrupt vector
ORG Ø3h
   JMP extØISR ; jump to the external Ø ISR
ORG 3ØH
                  ; main program starts here
main:
   SETB ITØ
                 ; set external Ø interrupt as edge-activated
                 ; enable external Ø interrupt
   SETB EXØ
                 ; set the global interrupt enable bit
   SETB EA
rot:
   CLR P3.6
               ; clear ADC WR line
                 ; then set it - this results in the required positive edge to start a conversion
   SETB P3.6
   CALL delay
   JMP rot
; end of main program
; external Ø ISR - responds to the ADC conversion complete interrupt
extØISR:
   CLR P3.7
                   ; clear the ADC RD line - this enables the data lines
               ; take the data from the ADC on P2 and send it to the DAC data lines on P1
   MOV P1, P2
                  ; disable the ADC data lines by setting RD
   SETB P3.7
                 ; return from interrupt
   RETI
delay:
   MOV RØ, #4Ø
   DJNZ RØ, $
   RET
```

Exemplo 02

Este exemplo escreve no DAC os valores lidos no ADC. Utilizando o timer para calculo do tempo de leitura do ADC.





```
; reset vector
                    ; jump to the main program
ORG 3
                    ; external Ø interrupt vector
    JMP extØISR
                   ; jump to the external Ø ISR
                    ; timer Ø interrupt vector
                  ; jump to timer Ø ISR
ORG 3ØH
                   ; main program starts here
main:
    SETB ITØ
                   ; set external Ø interrupt as edge-activated
    SETB EXØ
                   ; enable external Ø interrupt
                   ; enable DAC WR line
    CLR PØ.7
                        ; set timer Ø as 8-bit auto-reload interval timer
   MOV TMOD, #2
   MOV THØ, #-5Ø
                        ; | put -5Ø into timer Ø high-byte - this reload value,
                ; | with system clock of 12 MHz, will result in a timer Ø overflow every 5Ø us
   MOV TLØ, #-5Ø
                        ; | put the same value in the low byte to ensure the timer starts counting from
                ; | 236 (256 - 5Ø) rather than Ø
    SETB TRØ
                   ; start timer Ø
                  ; enable timer Ø interrupt
                  ; set the global interrupt enable bit
    SETB EA
    JMP S
                   ; jump back to the same line (ie: do nothing)
; end of main program
; timer Ø ISR - simply starts an ADC conversion
timerØISR:
    CLR P3.6
                   ; clear ADC WR line
    SETB P3.6
                   ; then set it - this results in the required positive edge to start a conversion
    RETI
                   ; return from interrupt
; external Ø ISR - responds to the ADC conversion complete interrupt
extØISR:
    CLR P3.7
                   ; clear the ADC RD line - this enables the data lines
                   ; take the data from the ADC on P2 and send it to the DAC data lines on P1
   MOV P1, P2
    SETB P3.7
                   ; disable the ADC data lines by setting RD
    RETI
                   ; return from interrupt
```

Bibliografia

ZELENOVSKY, R.; MENDONÇA, A. Microcontroladores Programação e Projeto com a Família 8051. MZ Editora, RJ, 2005.

Gimenez, Salvador P. Microcontroladores 8051 - Teoria e Prática, Editora Érica, 2010.