

Pipelined Floating Point Adder


By Anu Soneye and Tehya Gaines

Introduction

Single Precision Floating Point Adder

— — —


- Single-precision floating point numbers are 32 bits (or two words) where the first bit denotes the sign, next 23 bits are designated as the mantissa, and the 8 bits in between are for the exponent
- The adder first compares the exponents and determines which is larger
- The result is shifted and normalized
- The adder can be executed in two or three clock cycles depending on the control path



Floating Point Addition on Paper

$$\begin{aligned} 0.5 + -0.4375 &= 1.000 \cdot 2^{-1} + -\frac{7}{2^4} = 1.000 \cdot 2^{-1} + -1.110 \cdot 2^{-2} \\ &\xrightarrow{\text{Compare}} \\ &= 1.000 \cdot 2^{-1} + -0.111 \cdot 2^{-1} \xrightarrow{\text{Add}} 0.001 \cdot 2^{-1} \\ &\xrightarrow{\text{Shifted}} \\ &\xrightarrow{\text{Normalize}} 1.000 \cdot 2^{-4} = 0.0625 \end{aligned}$$

Non-Pipelined Version



Legend:

a: Selects Largest Exponent
 b: Selects Mantissa of Smaller Number
 c: Selects Mantissa of Larger Number

Clock Cycle 1:
 Compare, Shift,
 Add (CSA)

Clock Cycle 2:
 Normalize

Fig. 1


Example with Non-Pipelined Version

0.5 =>

0 | 01111110 | 000000000000000000000000

-0.4375 =>


1 | 01111101 | 110000000000000000000000



Ex: 0.5 + -0.4375

Clock Cycle 1:
Compare, Shift,
Add (CSA)

0.5 => -0.4375 =>
 0 | 01111110 | 000000000000000000000000 1 | 01111101 | 110000000000000000000000



Ex: 0.5 + -0.4375

Clock Cycle 2:
Normalize

0 | 01111011 | 000000000000000000000000 = 0.0625

Module	Inputs	Output
Small ALU (subtracts)	A: 01111110 B: 01111101	1
Mux 1 (a)	A: 01111110 B: 01111101 Sel: 0	01111110
Mux 2 (b)	A: 01.00000000 00000000000000 00 B: 01.11000000 00000000000000 00 Sel: 1	01.11000000000000000000 000
Mux 3 (c)	A: 01.00000000 00000000000000 00 B: 01.11000000 00000000000000 00 Sel: 0	01.00000000000000000000 000
Shift Right	A: 01.11000000 00000000000000 00 B: 1	-00.11100000000000000000 00000

Big ALU (add)	A: 111.00100000000000000000 0000 (-00.11100000000000000000 000000) B: 001.00000000000000000000 0000 (added another bit to convert to two's complement)	00.00100000 000000000000 00000 *highest bit with a one in abs. of result is at bit 20 (3 = 23 - 20)
Increment/ Decrement	A: 01111110 B: -1 * 3	01111011
Shift left or right	A: 00.00100000000000000000 0000 B: 3 C: 00 (left direction)	01.00000000 000000000000 00000

Design Decisions for Pipelined Version

Why we chose creating a 2 stage pipeline over 3 stages?

— — —

- To improve the simplicity of our design, we wanted the main Control Unit to generate all of the control signals
 - This meant the main Control Unit needed the output from the Big ALU to determine the control signals for the Incrementer/Decrementer and Shift left/right components which helped normalized the result from the Big ALU
- But, if we had implemented 3 stages then we would need additional hardware separate from the main control unit in the second stage to determine increment and shifting amount for components in the third stage.
- **Benefits of Three Stages:**
 - Potentially increase the speedup (3) when we have many tasks
 - Reduce the clock cycle time period
- **Benefits of Two Stage:**
 - Prioritize simplicity in how control signals are generated
 - Don't need control signal generating components besides the main Control Unit

Pipelined Version (two stages)




Fig. 5

Pipelined Version (three stages)





Fig. 6

Example with Pipelined Version (two stages)








Fig. 8



Task 2: -0.5
 $+ 0.46875$

Fig. 9

Demonstration and Waveform



		1	1,2	1,2	1,2	1,2
— LARGER_FP_MANTISSA —						
Sel	X					
Val_1	XXXX...	000000000000000000000000	101000000000000000000000	000010000000000000000000	100110000000000000000000	011000000000000000000000
Val_2	XXXX...	100000000000000000000000	110100000000000000000000	110000000000000000000000	000110000000000000000000	
Output	XXXX...	100000000000000000000000	110100000000000000000000	000010000000000000000000	000110000000000000000000	011000000000000000000000
— BIG ALU —						
Sel	0					
Val_1	XXXX...	000010000000000000000000	11111110011000000000000000	000000011100000000000000	111111011010000000000000	000000100011000000000000
Val_2	XXXX...	001100000000000000000000	110001100000000000000000	001000010000000000000000	001000110000000000000000	110101000000000000000000
Sign Output	XXXX...	001110000000000000000000	110001000110000000000000	001000011110000000000000	000111111101000000000000	110101100001100000000000
Absolute Val Output	XXXX...	001110000000000000000000	001110111010000000000000	001000011110000000000000	000111111101000000000000	001010011101000000000000
— REGISTERS —						
— Larger Exponent Reg —						
Input	XXXX...	10000110	10001011	10001011	10010010	10001001
Output	XXXX...	00000000	10000110	10001011		10010010
— Shift_Dir_Reg —						
Input	00	00 01			00	01
Output	00	00	01			00
— Shift FP Amt Reg —						
Input	00010...	00000000	00000000		00000001	00000000
Output	00010...	00000000				00000001
— Inc_Exp_Amt Reg —						
Input	11101...	00000000	00000000		11111111	00000000
Output	11101...	00000000				11111111
— BIG ALU OUT abs —						
Input	XXXX...	001110000000000000000000	001110111010000000000000	001000011110000000000000	000111111101000000000000	001010011101000000000000
Output	XXXX...	000000000000000000000000	001110000000000000000000	001110111010000000000000	001000011110000000000000	000111111101000000000000
— BIG ALU OUT sign —						
Input	0X	0X 00	01	00	00	01
Output	0X	0X 00		01	00	
— END OF REGISTERS —						
— FP Shift Left/Right —						
Val_1	XXXX...	000000000000000000000000	011100000000000000000000	011101110100000000000000	010000111100000000000000	001111111010000000000000
Shift_Dir	0					

END OF REGISTERS									
FP Shift Left/Right									
+	Val_1	01110...	000000000000000000000000	011100000000000000000000	011101110100000000000000	010000111100000000000000	001111111010000000000000		
	Shift_Dir	1							
+	Shift_amount	00000...	00000000					00000001	
+	Output	01110...	000000000000000000000000	011100000000000000000000	011101110100000000000000	010000111100000000000000	011111111010000000000000		
Increment/Decrement									
+	Val_1	10000...	00000000	10000110	10001011		10010010		
+	Inc_Dec_amt	00000...	00000000				11111111		
+	Output	10000...	00000000	10000110	10001011		10010001		
Final Output									
+	Output_Final_FP	01000...	000000000000000000000000	01000011011000000000000000	110001011110111010000000000000	010001011000011110000000000000	010010001111111010000000000000		

Speedup:

Non-Pipelined Time = $2n$
clock cycles

Pipelined Time = $(n + 1)$
clock cycles

Speedup = $2n/(n+1)$, which
2 times as fast for a large
amount of tasks

Demonstration