
Pipelined Floating Point Adder

By Anu Soneye and Tehya Gaines

Introduction

Single Precision Floating Point Adder

 Single- precision floating point numbers are 32 bits (or two words) where the first bit denotes the sign, next 23 bits are designated as the mantissa, and the 8 bits in between are for the exponent




- The adder first compares the exponents and determines which is larger
- The result is shifted and normalized
- The adder can be executed in two or three clock cycles depending on the control path

Floating Point Addition on Paper

$$0.5 + -0.4375 = 1.000 \cdot 2^{-1} + -\frac{7}{2^4} = 1.000 \cdot 2^{-1} + -1.110 \cdot 2^{-2}$$
Shifted
$$= 1.000 \cdot 2^{-1} + -0.111 \cdot 2^{-1} = 0.001 \cdot 2^{-1}$$
Normalize
$$= 1.000 \cdot 2^{-4} = 0.0625$$

Non-Pipelined Version



Legend:

a: Selects Largest

Exponent


b: Selects Mantissaof Smaller Numberc: Selects Mantissa


of Larger Number

Clock Cycle 1:
Compare, Shift,
Add (CSA)

Clock Cycle 2: Normalize

Example with Non-Pipelined Version





Module	Inputs	Output				
Small ALU (subtracts)	A: 01111110 B: 01111101	1		Big ALU (add)	A: 111.0010000000000000000000000000000000	00.00100000 00000000000 00000 *highest bit with a one in abs. of result is at bit 20 (3 = 23 - 20)
Mux 1 (a)	A: 01111110 B: 01111101 Sel: 0	01111110				
Mux 2 (b)	A:01.00000000 000000000000000 00 B:01.11000000 0000000000000000	01.11000000000000000000 000				
	Sel: 1		1 1	Increment/ Decrement	A: 01111110 B: -1 * 3	01111011
Mux 3 (c)	A:01.00000000 000000000000000 00 B:01.11000000 00000000000000000 00 Sel: 0	01.00000000000000000000000000000000000				
				Shift left or right	A: 00.001000000000000000000 0000 B: 3 C: 00 (left direction)	01.00000000 00000000000 00000
Shift Right	A:01.11000000 00000000000000 00 B: 1	-00.11100000000000000000000000000000000				

Design Decisions for Pipelined Version

Why we chose creating a 2 stage pipeline over 3 stages?

- To improve the simplicity of our design, we wanted the main Control Unit to generate all of the control signals
 - This meant the main Control Unit needed the output from the Big ALU to determine the control signals for the Incrementer/Decrementer and Shift left/right components which helped normalized the result from the Big ALU
- But, if we had implemented 3 stages then we would need additional hardware separate from the main control unit in the second stage to determine increment and shifting amount for components in the third stage.


• Benefits of Three Stages:

- Potentially increase the speedup (3) when we have many tasks
- Reduce the clock cycle time period

• Benefits of Two Stage:

- Prioritize simplicity in how control signals are generated
- o Don't need control signal generating components besides the main Control Unit


Pipelined Version (two stages)




STAGE 1:
Compare, Shift,
Add (CSA)


STAGE 2: Normalize


Pipelined Version (three stages)



Example with Pipelined Version (two stages)








Demonstration and Waveform

♦ •	Msgs	1	1 2	1 2	1 2	1 2
— TESTBENCH —			<u> </u>	1,Z	1,2	<u> </u>
◆ CLK	0				 	
→ RESET	1					
Linenumber	2	2 13	14	15	16	17
+	XXXXXX			Î 0 1000 10 1 10000 1000000000000000000	110001110100110000000000000000000000000	110001001011000000000000000000000000000
+ Floating Point Num 2	XXXXXX	010000110100000000000000000000000000000	111000101111101000000000000000000000000	101000010111000000000000000000000000000	1 0 100 100 10000 1 1000000000000000000	010000101000110000000000000000000000000
→ Final Output	XXXXXX	000000000000000000000000000000000000000	010000110110000000000000000000000000000	111000101111101110100000000000000000000	010001011000011110000000000000000000000	T0100100011111110100000000000000000000
■- Expected Output	XXXXXX	000000000000000000000000000000000000000		I 11000 10 111 10 1110 1000000000000000	010001011000011110000000000000000000000	[0100100011111110100000000000000000000
→ Test_Output	x		010000110110000000000000000000000000000	110001011110111010000000000000000000000	010001011000011110000000000000000000000	01301000111111110100003300003000
- SMALL ALU						
★ Sel	1					
#-4 Val_1	0XXXXX	010000100	1010000110	010001011	1010001110	[010001001
# Val_2	OXXXX	010000110	101000111	101000101	1010010010	010000101
■ - Output	xxxxxx			(000000110	(111111100)	000000100
— EXPONENT MUX —				1000000110	(11111100)	1000000100
∴ Sel	x			-		-
1 Val_1	XXXXXX	10000100	I 10000110	10001011	110001110	1 1000 100 1
	XXXXXX	(10000110	10001011	100001011	10010010	10000101
■- Output	xxxxxx	10000110	I 10001011	10001011	10010010	10001001
- SMALLER_FP_MANTISSA -		15000115	10001011	10001011	(10010010	10001001
	x				-	
₽ → Val_1	XXXXXX	(000000000000000000000	11010000000000000000000	10000100000000000000000	1001100000000000000000	011000000000000000000000000000000000000
	XXXXXX	(1000000000000000000000	111010000000000000000000000000000000000	110000000000000000000000000000000000000	0001100000000000000000	(01100000000000000000000000000000000000
Output	xxxxxx	(0000000000000000000000	I 10 10000000000000000000	110000000000000000000000000000000000000	110011000000000000000000000000000000000	[0001100000000000000000000000000000000
- SMALLER_FP_MANTISSA Right Shif	200000000000000000000000000000000000000	000000000000000000000000000000000000000	1010000000000000000	, 1100000000000000000000000000000000000	100110000000000000000000000000000000000	03311093333333333
1 4 Val_1	1XXXX	100000000000000000000000	110100000000000000000000	I 111000000000000000000000	111001100000000000000000000000000000000	[1000 1 100000000000000000000000000000
♣ Shift Dir	1	1333333000000000000	111111111111111111111111111111111111111	, 111333330000000000000	111511105555555555555555	, 13331113000000033333300000
→ Shift amount	XXXXXX	(111111110	1111111011	1000000110	I 111111100	1000000100
- Output	1XXXXX	001000000000000000000000	1000001101000000000000000	100000011000000000000000000000000000000	100001100110000000000000	00001000110000000000000
- LARGER_FP_MANTISSA		332334000000000000	, 0111011010000000000000	, 1000332110003000000000	, 333311401133340404033333	, 44331314114444444444
★ Sel	x					
□ - 4 Val_1	XXXXXX	(00000000000000000000000000000000000000	1010000000000000000000	0000100000000000000000	1001100000000000000000	011000000000000000000000000000000000000
■- Val_2	XXXXXX	(10000000000000000000000000000000000000	I 110 10000000000000000000	110000000000000000000000000000000000000	000110000000000000000000000000000000000	, 113333333333333333333
■- Output	XXXXXX	100000000000000000000000000000000000000	1101000000000000000000	10000100000000000000000	100011000000000000000000000000000000000	I 0110000000000000000000000
△ ■ ● Now	0000 ps			trenderen bereiten		
NOW	0000 ps	20000 ps 25000 ps 300	00 ps 35000 ps 400	000 ps 45000 ps 50	000 ps 55000 ps 600	000 ps 65000 ps 70000

		_11	1,2	1,2	1,2	1,2
- LARGER_FP_MANTISSA -			المسامع المحرف الم	والمراجع المراجع المراجع		
♦ Sel	Х	_				
- 4 Val_1	XXXXXX	000000000000000000000000000000000000000	101000000000000000000000	0000100000000000000000	10011000000000000000000	(01100000000000000000000000000000000000
- ✓ Val_2	XXXXX	1000000000000000000000	11010000000000000000000	1100000000000000000000	(00011000000000000000000	
■ Output	XXXXXX	1000000000000000000000	1101000000000000000000	(0000100000000000000000	(00011000000000000000000	(01100000000000000000000000000000000000
BIG ALU						
♣ Sel	0					
- Val_1	XXXXX	000010000000000000000000000000000000000	111111100110000000000000000	00000000111000000000000000	111111001101000000000000000	(00000010001100000000000000000000000000
	XXXXXX	00110000000000000000000000	110001100000000000000000000000000000000	(00100001000000000000000000	00100011000000000000000000	(11010100000000000000000000000000000000
■- Sign Output	XXXXXX	001110000000000000000000000000000000000	110001000110000000000000000000000000000	001000011110000000000000000	000111111101000000000000000000000000000	1101011000110000000000000000000
Absolute Val Output	XXXXXX	001110000000000000000000000000000000000	001110111010000000000000000000000000000	001000011110000000000000000	000111111101000000000000000000000000000	001010011101000000000000000000000000000
— REGISTERS —						
— Larger Exponent Reg —						
Input	XXXXXX	10000110	10001011	10001011	10010010	[10001001
■- Output	XXXXXX	(00000000	10000110	10001011		(10010010
Shift_Dir_Reg						
	00	00 (01			100	[01
	00	00	[01			(00
- Shift FP Amt Reg						
	00010	(00000000	100000000		(00000001	(00000000
■- Output	00010	00000000				(00000001
Inc_Exp_Amt Reg						
	11101	(00000000	100000000		11111111	(00000000
⊕-♦ Output	11101	00000000				[11111111
BIG ALU OUT abs						
Input	XXXXXX	001110000000000000000000000000000000000	00111011101000000000000000	(001000011110000000000000000	(00011111111010000000000000000	(00101001110100000000000000000000000000
☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐	XXXXXX	000000000000000000000000000000000000000	(00111000000000000000000000000000000000	001110111010000000000000000	(001000011110000000000000000	(00011111110100000000000000000000000000
BIG ALU OUT sign	200					
Input	0X	0X 00	[01	00	(00	01
■-◆ Output	0X	0X 00		01	(00	
END OF REGISTERS						
FP Shift Left/Right						
■ Val_1	XXXXXX	(00000000000000000000000000000000000000	[01110000000000000000000000	011101110100000000000000	(01000011110000000000000000000000000000	0011111110100000000000000000000
◆ Shift_Dir	0					



Speedup:

Non-Pipelined Time = 2n clock cycles

Pipelined Time = (n + 1) clock cycles

Speedup = 2n/(n+1), which 2 times as fast for a large amount of tasks

Demonstration