
# Lab Assignment 5

# **Question 1**


### Verilog Code



# **Question 2**

### Verilog Code


```
1 module claa(a,b,ci,co,s);
2 input [3:0]a,b;
3 output [4:0]s;
4 input ci;
5 output co;
6 wire [3:0]G,P,C;
7 assign G = a&b;
8 assign P = a^b;
9 assign co=G[3]+ (P[3]&G[2]) + (P[3]&P[2]&G[1]) + (P[3]&P[2]&P[1]&G[0]) + (P[3]&P[2]&P[1]&P[0]&ci);
10 assign C[3]=G[2] + (P[2]&G[1]) + (P[2]&P[1]&G[0]) + (P[2]&P[1]&P[0]&ci);
11 assign C[2]=G[1] + (P[1]&G[0]) + (P[1]&P[0]&ci);
12 assign C[1]=G[0] + (P[0]&ci);
13 assign C[0]=ci;
14 assign s = {co,P^C};
15 endmodule
```



# **Question 3**

### Verilog Code

```
1 module decoder(D,X,Y,Z);
2 output [7:0] D;
3 input X,Y,Z;
4 assign D[0] = ~X & ~Y & ~Z;
5 assign D[1] = ~X & ~Y & Z;
6 assign D[2] = ~X & Y & ~Z;
7 assign D[3] = ~X & Y & Z;
8 assign D[4] = X & ~Y & ~Z;
9 assign D[5] = X & ~Y & Z;
10 assign D[6] = X & Y & ~Z;
11 assign D[7] = X & Y & Z;
12 endmodule
13
```



# **Question 4**

## Verilog Code

