


Lab Assignment 5

Question 1

Verilog Code

```
1 module ripple(q,w,e,r,t,y,u,i,z,x,c,v,b);
2 input q,w,e,r,t,y,u,i;
3 output z,x,c,v,b;
4 assign c0=0;
5 wire c1,c2,c3;
6 full_adder ha1(
7     .Data_in_A(q),
8     .Data_in_B(w),
9     .Data_in_C(c0),
10    .Data_out_Sum(z),
11    .Data_out_Carry(c1)
12 );
13 full_adder ha2(
14     .Data_in_A(e),
15     .Data_in_B(r),
16     .Data_in_C(c1),
17     .Data_out_Sum(x),
18     .Data_out_Carry(c2)
19 );
20 full_adder ha3(
21     .Data_in_A(t),
22     .Data_in_B(y),
23     .Data_in_C(c2),
24     .Data_out_Sum(c),
25     .Data_out_Carry(c3)
26 );
27 full_adder ha4(
28     .Data_in_A(u),
29     .Data_in_B(i),
30     .Data_in_C(c3),
31     .Data_out_Sum(v),
32     .Data_out_Carry(b)
33 );
34 endmodule
```

Quatrus Prime Waveform




Question 2

Verilog Code

```
1 module claa(a,b,ci,co,s);
2   input [3:0]a,b;
3   output [4:0]s;
4   input ci;
5   output co;
6   wire [3:0]G,P,C;
7   assign G = a&b;
8   assign P = a^b;
9   assign co=G[3]+ (P[3]&G[2]) + (P[3]&P[2]&G[1]) + (P[3]&P[2]&P[1]&G[0]) + (P[3]&P[2]&P[1]&P[0]&ci);
10  assign C[3]=G[2] + (P[2]&G[1]) + (P[2]&P[1]&G[0]) + (P[2]&P[1]&P[0]&ci);
11  assign C[2]=G[1] + (P[1]&G[0]) + (P[1]&P[0]&ci);
12  assign C[1]=G[0] + (P[0]&ci);
13  assign C[0]=ci;
14  assign s = {co,P^C};
15 endmodule
```

Quatrus Prime Waveform




Question 3

Verilog Code

```
1 module decoder(D,X,Y,Z);
2   output [7:0] D;
3   input X,Y,Z;
4   assign D[0] = ~X & ~Y & ~Z;
5   assign D[1] = ~X & ~Y & Z;
6   assign D[2] = ~X & Y & ~Z;
7   assign D[3] = ~X & Y & Z;
8   assign D[4] = X & ~Y & ~Z;
9   assign D[5] = X & ~Y & Z;
10  assign D[6] = X & Y & ~Z;
11  assign D[7] = X & Y & Z;
12 endmodule
13
```

Quatrus Prime Waveform



Question 4

Verilog Code

```
1 module segment7(  
2     bcd,  
3     seg  
4 );  
5  
6     input [3:0] bcd;  
7     output [6:0] seg;  
8     reg [6:0] seg;  
9  
10    always @(bcd)  
11    begin  
12        case (bcd)  
13            0 : seg = 7'b0000001;  
14            1 : seg = 7'b1001111;  
15            2 : seg = 7'b0010010;  
16            3 : seg = 7'b0000110;  
17            4 : seg = 7'b1001100;  
18            5 : seg = 7'b0100100;  
19            6 : seg = 7'b0100000;  
20            7 : seg = 7'b0001111;  
21            8 : seg = 7'b0000000;  
22            9 : seg = 7'b0000100;  
23            default : seg = 7'b1111111;  
24        endcase  
25    end  
26  
27 endmodule
```

Quatrus Prime Waveform

