

| Pmod Interface Type 1 (GPIO) Pin Signal Direction | | Pmod Interface Type 2 (SPI) | | Pmod Interface Type 2A (expanded SPI) Pin Signal Direction | | | Pmod Interface Type 3 (UART) Pin Signal Direction | | | | mod Interface T | Type 4 (HART) | Pmod Interface Type 4A (expanded UART) | | | Pmod Interface Type 5 (H-Bridge) | | | Dmod ! | torface Tur- | 6 (dual U Delde |
|---|------------------|--|--|--|-----|-----|--|-----------------------------------|--|---------------------------------------|-----------------|--|--|----------------------------------|--|----------------------------------|---|----------------------------|----------------------------|--------------|-----------------|
| | | i | Pmod Interface Type 4 (UART) Pin Signal Direction | | | | | | | Pin Signal Direction | | Pin Signal Direction | | | Pmod Interface Type 6 (dual H-Bridge) Pin Signal Direction | | | | | | |
| | | ļ————————————————————————————————————— | Direction | | | | | | Direction | | | Direction | | | Direction | | | | | | Direction |
| 1 101 | In/Out | 1 SS | Out | 1 SS | | Out | 1 C | | Out | _ | CTS | In Out | | CTS | In Out | | DIR | Out | 1 0 | | Out |
| 2 IO2 3 IO3 | In/Out In/Out | 2 MOSI 3 MISO | Out | 2 MC | | Out | 2 R ⁻ 3 R ⁻ | | In . | | TXD RXD | Out | | TXD RXD | Out | | EN SA | Out | 2 E | | Out Out |
| 4 104 | In/Out | 4 SCK | Out | 4 SC | | Out | 4 TX | | Out | | RTS | Out | - | RTS | Out | | SB | III | 4 E | | Out |
| 5 GND | III/Out | 5 GND | Out | 5 GN | | Out | 5 G | | Out | _ | GND | Out | | GND | Out | | GND | | 5 G | | Out |
| 6 VCC | | 6 VCC | | 6 VC | | | 6 V | | | | VCC | | | VCC | | | VCC | | 6 V | | |
| | | | | 7 IN | Т | In | | | | | | | | INT | In | | | | | | |
| | | | | 8 RE | | Out | | | | | | | | RESET | Out | | | | | | |
| | | | | 9 N/S | S i | N/S | | | | | | | 9 | N/S | N/S | | | | | | |
| | | | | 10 N/S | S | N/S | | | | | | | 10 | N/S | N/S | | | | | | |
| | | | | 11 GN | ND | | | | | | | | | GND | | | | | | | |
| | | | | 12 VC | CC | | | | | | | | 12 | VCC | | | | | | | |
| | | | SS - Slave Select. Active low to enable slave device | | | | CTS - Permission for peripheral to send data to host | | CTS - Device will only transmit when this signal is asserted | | | CTS - Device will only transmit when this signal is asserted | | DIR - Motor direction | | | DIR1 - Motor/Phase 1 direction, active high | | | | |
| | | MOSI - Master Out Slave In. Data from master to slave MISO - Master In Slave Out. Data from slave to master SCK - Serial clock. Data clock from master to slave | | | | | RTS - Request from peripheral to send data to host | | | RTS - Device is ready to receive data | | | RTS - Device is ready to receive data | | | EN - Motor enable, active high | | | EN1 - Motor/Phase 1 enable | | |
| | | | | | | | RXD - | KD - Data from peripheral to host | | RXD - Data from peripheral to host | | RXD - Data from peripheral to host | | SA - feedback sense A | | | DIR2 - Motor/Phase 2 direction, active high | | | | |
| | | | | | | | | | | TXD - Data from host to | | to peripheral | TXD - Data from host to peripheral | | SB - feedback sense B | | | EN2 - Motor/Phase 2 enable | | | |
| | | | | | | | | | | | | | host | | om peripheral to | | | | | | |
| | | | | | | | | | | ļ | | | RESET | - Reset signal a | for host to reset | | | | | | |
| | | | | | | | | | | | | | module | these pins may onal module sp | pending on the y be unconnected pecific inputs or | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | - | | | - | | | - | | | | | | | | | - | | |
| | | | | | | | ╂ | | | ╁ | | | | | | | | | - | | |
| | | 1 | | | | | | | | 1 | | | † | | | | | | 1 | | |
| | | i | | i | | | İ | | | İ | | | i | | | | | | i | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | 1 | | | ļ | | | | | | 1 | | |
| | | | | - | | | - | | | - | | | - | | | | | | - | | |
| | | | | - | | | 1 | | | 1 | | | - | | | | | | - | | |
| | | | | | | | i | | | 1 | | | 1 | | | | | | 1 | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |



