Embedded System Design Lab #2 Signoff Sheet

Fall 2022

You will need to obtain the signature of your instructor or TA on the following items in order to receive credit for your lab assignment. Signatures are due by Friday, September 23, 2022 (Part 1 Elements) and Friday, September 30, 2022 (Part 2 Elements).

Print your name below, sign the honor code pledge, and then demonstrate your working hardware & firmware in order to obtain the necessary signatures.

Student Name:	Anuny					
Honor Code Pledge received unauthorize	e: "On my honor ed assistance on	, as a Universithis work. I ha	ty of Colora ve clearly ac	do student, I he knowledged v	eve neither give work that is not	en nor t my own."
		W mercennon		A.		
Mai Monto (1995)		Student S	ignature: _			
Signoff Checklist						
Part 1 Required Elei						
Schematic of acceptable quality, correct memory map, SPL Pins and signals labeled, decoupling capacitors, and two 28 NVRAM (as EPROM substitute), decode logic, and LED for Understands device programmer. Demonstrated ability to use logic analyzer to capture bus cy Shows detailed knowledge of both state and timing modes, data lines D[7:0], ALE, /PSEN, and NVRAM chip select si Shows and discusses logic analyzer screen captures: Assembly program and timer ISR functional: Part 2 Required and Supplemental Elements AT89C51RC2, RS-232, and FLIP functional Understands timing analysis, setup/hold/propagation ARM code build process, LED program, version control				yeles and view fetches from NVRAM. Captures latched address lines A[15:0].		
Instructor/TA Comments:				TA signature and date		
A CONTRACTOR OF THE PARTY OF TH						
Part 1 Elements	USE ONLT	Not Applicable	Poor/Not Complete	Meets Requirements	Exceeds Requirements	Outstanding
Schematics, SPLD code Hardware physical imple Part 1 Required Element Sign-off done without exc Student understanding a	s functionality cessive retries		0000	ADD C		000 0
Overall Demo Quality (Pa	art 1 Elements)					
FOR INSTRUCTOR Part 2 Elements Schematics, SPLD code Hardware physical imple Part 2 Required Elements	mentation s functionality	Not Applicable	Poor/Not Complete	Meets Requirements	Exceeds Requirements	Outstanding
Sign-off done without ex-	bessive retries		H	4	D	

[+] Logic analyses shows connect results and program in functional.

NOTE: This signoff sheet should be the top/first sheet of your submission.

Overall Demo Quality (Part 2 Elements)

[-] Schematic in musting some consections (SPLD-NVRAM, for emple).
[1] Food use of the lob took to validate the derign.
[-] A but more practise with the LA will work great for later signs of s.

Lab 2 Part 2 Signoff (09/30/22)

(H) Recommended part from part 1 completed.

Frequency = 0.3 Hz.

- (+) 5 TM 32 code
 - C+) LED blinks at correct frequency (TIM2 interrupt used)
 - (t) Blue Green LEDs toggle of the toggling (Interrupt used).
- (+) Versian Control done using Github.
- (+) EFM Code posted as successfully