


Report 1


The link to my github account is https://github.com/anujp10/EE_599_aspatil_5704035814.git

1. For $N = 16$

Waveform



Schematic



Power

Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power:	0.09 W
Design Power Budget:	Not Specified
Power Budget Margin:	N/A
Junction Temperature:	26.0°C
Thermal Margin:	74.0°C (6.2 W)
Effective θ_{JA} :	11.5°C/W
Power supplied to off-chip devices:	0 W
Confidence level:	High

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity


On-Chip Power

100%

Dynamic: 0.000 W (0%)


Device Static: 0.090 W (100%)

Schematic




2. N = 32


Waveform 1



Waveform 2



Schematic




Power

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.


Total On-Chip Power:	0.09 W
Design Power Budget:	Not Specified
Power Budget Margin:	N/A
Junction Temperature:	26.0°C
Thermal Margin:	74.0°C (6.2 W)
Effective θ_{JA} :	11.5°C/W
Power supplied to off-chip devices:	0 W
Confidence level:	High

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity



N = 64

Schematic




Power

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: **0.09 W**
Design Power Budget: **Not Specified**
Power Budget Margin: **N/A**
Junction Temperature: **26.0°C**
Thermal Margin: 74.0°C (6.2 W)
Effective θ_{JA} : 11.5°C/W
Power supplied to off-chip devices: 0 W
Confidence level: **High**


[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power



N = 128

Schematic



Power

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power:	0.09 W
Design Power Budget:	Not Specified
Power Budget Margin:	N/A
Junction Temperature:	26.0°C
Thermal Margin:	74.0°C (6.2 W)
Effective θ_{JA} :	11.5°C/W
Power supplied to off-chip devices:	0 W
Confidence level:	High

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power

