

Anuj Vaishnav

Email: anujvaishnav20@gmail.com; Mobile: +91 8849981006;

LinkedIn: uk.linkedin.com/in/anujvaishnav; Webpage: <https://anujvaishnav.github.io/>

Education

2017 – 2020 PhD Computer Science, University of Manchester.

Research Topic: *Modular FPGA Systems with Support for Dynamic Workloads and Virtualisation.*

Supervised by: *Dr. Dirk Koch* and *Dr. James Garside*

Research focus: Built a modular development stack and dynamic runtime system for *elastic* and *scalable deployment* of hardware accelerators in the cloud and at the edge. The research outcomes are highlighted in selected publications and available at <https://github.com/FPGA-Research-Manchester/fos>.

2014 – 2017 BEng (Hons) Computer System Engineering, University of Manchester.

First-class degree with 85% and specialisation in both *software* and *hardware* engineering.

- Final year project: Developed a library of high-performance hardware accelerators for security algorithms with strict resource budget and vector interface.
- Final year modules: Agile Software Engineering, Software Evolution, Compilers, Cryptography and Network Security, Chip Multiprocessors, and Documents on the Web.

Awards:

- **President's Doctoral Scholar Award, University of Manchester – 2017-21**
Given to the *top 3%* of research students across the university who demonstrate academic excellence and leadership potential.
- **Runner Up for Outstanding Doctoral Paper in Computer Science, University of Manchester – 2017-18**
Given to the *second-place winner* across the school for best research paper of the year, based on the external reviews, venue and acceptance rate. For "Live Migration for OpenCL FPGA Accelerators".
- **Edwards Prize, University of Manchester – 2016-17**
For the *highest distinction* in examinations, laboratories and projects relating to Computer Engineering courses *throughout the degree*.
- **IBM Team Challenge Award, University of Manchester – 2015-16**
For the consistent sterling performance of the *team* on all Software Engineering coursework.
- **Kate Kneebone Acorn Bursary, University of Manchester – 2015-16**
For a student with academic merit who has shown commitment, determination, enthusiasm, personal application and promise.
- **Golden Anniversary Prizes, University of Manchester – 2014-15**
For Excellence in first-year studies. Given to the *top 5* students of the year.

Research Experience

2019 Jun-Sept Multi-tenant FPGA Platform Designer, APT Group, University of Manchester.

- Designed runtime system, library APIs and hardware accelerators for multi-tenancy.
- Responsible for project management, open-source release and a live demo at FPL 2019 conference.
- Supervised and mentored 2 summer interns during the platform development.

2015 July-Aug **Summer Research Assistant**, APT Group, University of Manchester.

- Designed a single instruction computer architecture based on data-flow graphs.
- Built a high-level functional and performance modelling simulator in JAVA.
- Wrote technical reports based on analysis of the design and existing research.

Experience

2018 Sept-Nov **Consulting Embedded Platform Engineer**, HTV GmbH / University of Manchester.

- Delivered PetaLinux based embedded platform with remote access for hardware accelerators.
- Developed userspace drivers for cryptography accelerators (AES and Keccak/SHA3).
- Wrote tutorials and documentation for the platform handover.

2016 July-Sept **Hardware Intern – Design & Verification**, ARM.

- Extended verification simulator to support legacy and upcoming bus protocols.
- Improved existing systems for better functional coverage checking.
- Created new regression work-flow for lint tool and its continuous integration.
- Reported and resolved bugs in work-flow and verification test-benches.

Positions of responsibility

2017 – 2020 **Graduate Teaching Assistant**, University of Manchester

2018 Jan - Jun **Member of Organising Committee** for Postgraduate Summer Research Showcase

2015 – 2017 **Secretary for Manchester Ultimate Programming Society**, University of Manchester

2014 – 2016 **Board Member of School of Computer Science Committee**, University of Manchester

2014 – 2015 **Student Representative for School of Computer Science**, University of Manchester

Skills

Object-oriented lang.: Java • Python • Ruby • Matlab

Embedded systems: C • ARM assembly • PetaLinux • Userspace drivers

Hardware: Verilog • High-level simulation • Verification test-bench • Functional coverage

Website development: HTML + CSS • SQL • XSL • JSON

OS & other software: OpenCL • Bash • Tcsh • JUnit Testing • GNU/Linux • Windows • Gitlab • SVN

Selected Publications

- **A. Vaishnav**, et al., "*The FOS (FPGA Operating System) Demo*", FPL, Barcelona, 2019.
- **A. Vaishnav**, et. al, "*Heterogeneous Resource-Elastic Scheduling for CPU+FPGA Architectures*", HEART, Naha, 2019.
- **A. Vaishnav**, et. al, "*Live Migration for OpenCL FPGA Accelerators*", FPT, 2018. (***Best Paper Nominee**)
- **A. Vaishnav**, et. al, "*A Survey on FPGA Virtualization*", FPL, Dublin, 2018.
- **A. Vaishnav**, et al., "*Resource Elastic Virtualization for FPGAs using OpenCL*", FPL, Dublin, 2018.
- **A. Vaishnav**, et. al, "*A Security Library for FPGA Interlays*", FPL, Ghent, 2017.

Full list available on Google Scholar: <https://scholar.google.co.uk/citations?user=GIMyblcAAAAJ>