

CARRY LOOK AHEAD ADDER

ANUMULA VENKATA SAI SREE
SAHITHI
2023112002
IIIT HYDERABAD
sahithi.anumula@research.iiit.ac.in

Abstract— The project involves the design and implementation of a 4-bit Carry Look Ahead (CLA) adder, a high-speed arithmetic circuit used for efficient binary addition. The CLA adder is composed of modular blocks for propagating and generating signal computation, carry look-ahead logic, and the sum generation block. The designs ensures that input bits are provided before the rising edge of the clock, with outputs computed and available at the subsequent rising edge, adhering to a synchronous timing scheme

Keywords— Adder, PTL, TSPC, CLA, Propagator, generator, Flipflop

I. CARRY LOOK AHEAD ADDER

A Carry Look-Ahead (CLA) adder is an advanced type of digital adder designed to improve the speed of binary addition by minimizing the propagation delay associated with ripple-carry adders. In a conventional ripple-carry adder, the carry-out of each bit must wait for the carry-in to be computed from the preceding bit, leading to a delay that grows linearly with the number of bits.

The CLA adder addresses this issue by computing the carry signals in parallel using the concepts of **propagate** (p_i) and **generate** (g_i) functions for each bit. These functions are defined as:

$$p_i = a_i \oplus b_i$$

$$g_i = a_i.b_i$$

The carry out ($c_{(i+1)}$) of the i^{th} bit position can be written as (assuming $c_0 = 0$) follows:


$$c_{(i+1)} = (p_i . c_i) + g_i \text{ where } (i = 1, 2, 3, 4)$$

This parallelism significantly enhances the adder's speed, making it a preferred choice in high-performance applications like processors and digital signal processing systems.

1.PROPOSED STRUCTURE OF ADDER

The proposed structure for my Carry Look-Ahead (CLA) adder is a 4-bit design using static CMOS logic. This design relies on carry-generate (G_i) and carry-propagate (P_i) terms to calculate the carry-out. These terms are derived from the input bits (A_i and B_i), enabling faster carry calculation compared to ripple carry adders, which reduces delay. The carry-out signals C_1 , C_2 , C_3 , and C_4 are generated from four separate blocks, ensuring efficient carry computation. The design eliminates intermediate logic gates, reducing dynamic power consumption and propagation delay. The carry-out circuits are constructed using simplified Boolean equations, ensuring a symmetric and efficient transistor-level implementation. The sum is calculated using XOR gates, making the design both

effective and reliable. This structure improves speed and power efficiency while maintaining accurate functionality




BASIC MODEL OF THE CLA

$$C_{i+1} = G_i + P_i C_i$$

$$C_1 = G_0 + P_0 C_0$$

$$C_1 = G_1 + P_1 C_0$$


$$\bar{C}_1 = (\bar{P}_1 + \bar{C}_0) \bar{G}_1$$



$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_2 = G_{12} + P_2 C_1$$


$$\bar{C}_2 = (\bar{P}_2 + \bar{C}_1) \bar{G}_{12}$$



$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_3 = G_{13} + P_3 C_2$$


$$\bar{C}_3 = (\bar{P}_3 + \bar{C}_2) \bar{G}_{13}$$



$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

$$C_4 = G_{14} + P_4 C_3$$


$$\bar{C}_4 = (\bar{P}_4 + \bar{C}_3) \bar{G}_{14}$$




2. DESIGN DETAILS

The design of the 4-bit Carry Look-Ahead (CLA) adder consists of several blocks with specific topologies and sizing:


- **D-Flip-Flop:** The flip-flop is implemented using **True Single-Phase Clocked (TSPC)** logic. This choice ensures high-speed operation with reduced clock skew, enabling reliable edge-triggered storage of the carry-in signal.



- **XOR and AND Gates:** The XOR and AND gates, used to generate the carry-propagate (P_i) and carry-generate (G_i) terms, are designed using **Pass-Transistor Logic (PTL)**. PTL is chosen for its compact design and efficiency, helping to minimize area and improve speed.




XOR GATE



- **Carry Blocks (C1, C2, C3, C4):** The carry-out signals C1, C2, C3, C4 are generated using **CMOS logic**. Each carry block computes its respective carry-out using the carry-in from the previous block, along with the carry-generate (G_i) and carry-propagate (P_i) signals, ensuring a fast and efficient design.

The sizing of Carry blocks is done in accordance with a minimum sized inverter



$$R_{up} \propto \frac{1}{2W}$$

$$R_{up} \propto \frac{1}{W_p} + \frac{1}{W_p} \quad (\text{Worst Case :- Two trans's are enough for PUN})$$

$$\frac{1}{2W} = \frac{2}{W_p}$$

$$\boxed{W_p = 4W}$$

$$R_{dn} \propto \frac{1}{W}$$


$$R_{dn} \propto \frac{1}{W_n} \quad (\text{Only one Trans' is enough for PDN})$$

$$\boxed{W_n = W}$$

The sizing of the Carry blocks is done in accordance with a minimum-sized inverter to ensure uniformity and optimal performance. The transistors in the Carry blocks are sized to balance speed and power consumption while maintaining sufficient drive strength to propagate the carry signal efficiently. This sizing ensures that the delay through each

Carry block is minimized, contributing to the overall speed of the design.


C1 BLOCK



C2 BLOCK


$$C_2 = G_2 + P_2 C_1$$

$$\overline{C_2} = (\overline{P_2} + \overline{C_1}) \overline{G_2}$$



$$C_3 = G_3 + P_3 C_2$$


$$\bar{C}_3 = (\bar{P}_3 + \bar{C}_2) \bar{G}_3$$



C3 BLOCK

$$C_4 = G_4 + P_4 C_3$$



$$\bar{C}_4 = (\bar{P}_4 + \bar{C}_3) \bar{G}_4$$




C4 BLOCK

All blocks are sized and optimized using **TSMC 180nm process parameters**. The PMOS and NMOS transistors in the CMOS logic for the carry blocks are carefully sized to minimize delay while maintaining sufficient drive strength. The PTL gates are also optimized for low resistance and fast switching speeds, especially in the XOR and AND gates. The overall design combines TSPC flip-flops for high-speed storage, PTL for efficient logic gate design, and CMOS logic for carry generation.


3. STICK DIAGRAMS



AND GATE




XOR GATE




FLIPFLOP

4. NGSPICE PRE-LAYOUT


TSPC Positive Edge Flipflop:




C1 BLOCK




C2 BLOCK



C3 BLOCK



C4 BLOCK




Inputs:

Vclk clk gnd pulse 0 1.8 0n 0 0 3n 6n

Vd d gnd pulse 1.8 0 0n 0 0 5n 10n

AND GATE (PTL LOGIC)




Inputs:

vin1 a 0 pulse 0 1.8 0ns 0ns 0ns 3ns 6ns

vin2 b 0 pulse 0 1.8 0ns 0ns 0ns 5ns 10ns

XOR GATE (PTL LOGIC):




Inputs:


vin1 a 0 pulse 0 1.8 0ns 0ns 0ns 3ns 6ns

vin2 b 0 pulse 0 1.8 0ns 0ns 0ns 5ns 10ns

Propagate and generate block




CLA BLOCK



Inputs:

vin_a1 p1 0 pulse 0 1.8 0ns 0ns 0ns 7ns 14ns
 vin_a2 p2 0 pulse 0 1.8 0ns 0ns 0ns 8ns 16ns
 vin_a3 p3 0 pulse 0 1.8 0ns 0ns 0ns 9ns 20ns
 vin_a4 p4 0 pulse 0 1.8 0ns 0ns 0ns 20ns 50ns
 vin_b1 g1 0 pulse 1.8 0 0ns 0ns 0ns 3ns 13ns
 vin_b2 g2 0 pulse 1.8 0 0ns 0ns 0ns 4ns 23ns
 vin_b3 g3 0 pulse 1.8 0 0ns 0ns 0ns 8ns 23ns
 vin_b4 g4 0 pulse 1.8 0 0ns 0ns 0ns 9ns 23ns
 vin_c0 c0 0 pulse (1.8 0 0 0 0 10n 20n)


Sum block



5. FLIP FLOP HOLD TIME AND SET UP TIME


It has the set up time of 0.081 ns

It has hold time of 0.012 ns




Clk to q delay = 6.575678e-11


6. MAGIC LAYOUTS AND POST LAYOUTS




INVERTER LAYOUT




AND LAYOUT




A SINGLE PG BLOCK LAYOUT




XOR LAYOUT




C1 BLOCK LAYOUT




FLIPFLOP LAYOUT




C2 BLOCK LAYOUT




C3 BLOCK LAYOUT




C4 BLOCK LAYOUT




PG BLOCK LAYOUT



SUM BLOCK LAYOUT




CLA BLOCK LAYOUT




FINAL LAYOUT


TSPC FLIPFLOP: -



XOR GATE: -




AND GATE: -




PG BLOCK




SUM BLOCK:




C1 BLOCK:




C2 BLOCK:



C3 BLOCK:



C4 BLOCK:



The above blocks follow the logic mentioned below

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$


$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

The final output and values are under part 9

7. NGSPICE FINAL PRELAYOUT

```
vin_a1 a_1 0 pulse 0 1.8 0ns 0ns 0ns 7ns 14ns
vin_a2 a_2 0 pulse 0 1.8 0ns 0ns 0ns 8ns 16ns
vin_a3 a_3 0 pulse 0 1.8 0ns 0ns 0ns 9ns 20ns
vin_a4 a_4 0 pulse 0 1.8 0ns 0ns 0ns 20ns 52ns
vin_b1 b_1 0 pulse 1.8 0 0ns 0ns 0ns 3ns 13ns
vin_b2 b_2 0 pulse 1.8 0 0ns 0ns 0ns 4ns 23ns
vin_b3 b_3 0 pulse 1.8 0 0ns 0ns 0ns 8ns 23ns
vin_b4 b_4 0 pulse 1.8 0 0ns 0ns 0ns 9ns 23ns
vin_c0 c_0 0 pulse(1.8 0 0 0 10n 20n)
Vclk clk 0 pulse(0 1.8 0 0 0 10n 20n)
```

output



$$T_{clk} \geq t_{req} + t_{pd} + t_{su}$$

$$T_{clk \min} = \text{Freq clk max}$$

$$t_{req} = 6.57 \times 10^{-11}$$

$$t_{pd} = 2.9008 \times 10^{-10}$$

$$t_{su} = 8.1 \times 10^{-11}$$


$$T_{clk \min} = 42.678 \times 10^{-11}$$

$$\text{Max clk} = 2.3 \times 10^9 \text{ Hz}$$

$$\approx 2.3 \text{ GHz}$$


The clock frequency is 2.3GHz

8.FLOOR PLAN




Vertical Pitch = $1477 \times \lambda$ ($\lambda = 0.09$) = 132.93n
 Horizontal Pitch = $3135 \times \lambda$ ($\lambda = 0.09$) = 282.15n


9. FINAL POST LAYOUT RESULTS




Outputs from flipflop bus




Outputs from propagate and generate block





Outputs from CLA (before final flipflop bus)



FINAL OUTPUT



COMPARISON:



Final solution is 1 0 1 1 0

Final solution is 1 1 0 1 0

Case 2:

A = 1 1 0 0 B = 1 1 1 0

