

Eg: - $(16)_{10} = (100)_b$. Find b.

Solve:-

$$16 = 1 \times b^2 + 0 \times b + 0 \times b^0.$$

$$\Rightarrow b = 4.$$

Eg: - $(292)_{10} = (1204)_b$

Solve:-

$$292 = 1 \times b^3 + 2 \times b^2 + 4$$

$$\Rightarrow b^3 + 2b^2 - 288 = 0,$$

$$\Rightarrow \boxed{b = 6 \text{ (By Hit \& Trial)}}$$

Binary Codes

A binary code is just an assignment of information to bit patterns.

\downarrow
Weighted codes

Eg: - BCD.

\downarrow
Non-weighted codes,

Eg: - GRAY CODE, Excess-3 code

(i) BCD : (Also called 8421 code)

- Formed by converting each digit of a decimal number into binary.

Eg: -

$$(25)_{10} = (11001)_2 = (\underline{\underline{0010}} \ \underline{\underline{0101}})_{BCD}$$

- requires more digits than conventional binary.

Ques:- How many bits are required for
 $0 < < 999$.

(ii) Binary $\Rightarrow 2^{10} = 1024 \Rightarrow 10$ bits

(iii) BCD $\Rightarrow \begin{array}{c} 9 \\ 9 \\ 9 \\ \downarrow \\ 4 \\ 4 \\ 4 \end{array} \Rightarrow 4+4+4 = \boxed{12 \text{ bits}}$

* 10-15 are invalid combinations in BCD.
0-9 are valid only.

Eg: - $(15)_{10} = (1111)_2 = (\underline{\underline{0001}} \ \underline{\underline{0101}})_{BCD}$

BCD Addition:

For $\text{Sum} \leq 9$,

$$\begin{array}{r} 5 \\ + 3 \\ \hline 8 \end{array} \quad \begin{array}{r} 0101 \\ + 0011 \\ \hline 1000 \end{array}$$

$$\begin{array}{r} 5 \\ + 5 \\ \hline 00010000 \leftarrow 10 \end{array}$$

↓
Valid

$$\begin{array}{r} 0101 \\ + 0101 \\ \hline 1010 \end{array}$$

↓
Invalid

$$\begin{array}{r} 8 \\ + 9 \\ \hline 17 \end{array} \quad \begin{array}{r} 1000 \\ + 1001 \\ \hline 10001 \\ 0110 \\ \hline 10111 \\ \downarrow \quad \downarrow \\ 1 \quad 7 \end{array}$$

Add size.

$$\begin{array}{r} 15 \\ + 17 \\ \hline 32 \end{array} \quad \begin{array}{r} 00010100 \\ + 00010111 \\ \hline 00101100 \rightarrow 29 \\ + 0110 \quad (\text{Add size}) \\ \hline 00110010 \\ 3 \quad 2 \end{array}$$

(2) 2421 code:-

- Represents from 0 to 9.
- Self complementing code.

Eg:- $(6)_{10} = (1100)_{2421}$

$9'$ compliment of 6 = 3 $\Rightarrow (0011)_2$
 ↓, compliment
 $(1100)_{2421}$

Non-weighted codes:-

(1) Excess 3 code:- (X_5-3)

- Self complementing code.

(2) ~~GRAY~~ code:-

Eg:- $(643)_{10}$
 ↓ Add 3 to each bit
 $(976) \rightarrow (1001\ 0111\ 0110)$ Excess - 3

Eg:- $\underbrace{(1001\ 0111\ 0110)}_{976} \times_{S-3} \rightarrow$
 ↓ Subtract 3 from each bit.
 $(643)_{10}$

(2) GRAY CODE:-

- Every transition from one value to the next value involves only one bit change.
- Good for error detection.
- Also called cyclic/reflected code.

$$G_3 = B_3$$

$$G_2 = B_3 \oplus B_2$$

$$G_1 = B_2 \oplus B_1$$

$$G_0 = B_1 \oplus B_0$$

Eg:- Binary to GRAY CODE
 $(10\cdot 1101)_2 = (11\cdot 1011)_G$

* Alphanumeric Codes

- Alphabets
- '0 - '9'
- Special Symbols
- SOH, NULL, BELL (Non-printable).

Eg:- (1) ASCII $\xrightarrow{\text{Previously 7 bit code}}$ 8 bit code at present
(2) EBCDIC (8-bit) \rightarrow 8 bit code.

Parity

- Method used for error detection.


Even parity : No. of 1's must be even

Odd Parity : No. of 1's must be odd.

Eg:-

	Even Parity	Odd Parity
11001	110011	110010
11110	111100	111101

Binary Number System



- ARITHMETIC Operations:
 - Addition
 - Subtraction
 - Multiplication
 - Division

- Logic Operations:
 - AND (Conjunction)
 - OR (Disjunction)
 - NOT (Negation)
 - XOR (Exclusive Or)

$$\text{Eg: } (1010100)_2 - (1000100)_2$$

Solve:-

$$2\text{'s comp. of } (1000100)_2 = (0111100)_2$$

$$\begin{array}{r} 1010100 \\ + 0111100 \\ \hline \end{array}$$

$$\boxed{-0010000}$$

$$\text{Ans: } \boxed{0010000}$$

$$\text{Eg: } (1000100)_2 - (1010100)$$

$$\begin{array}{r} 1000100 \\ + 0101011 \\ \hline 0101100 \end{array}$$

$$\downarrow 2\text{'s compliment}$$

$$\begin{array}{r} 0001111 \\ + 1 \\ \hline \end{array}$$

$$\boxed{-0010000}$$

$$\text{Answer: } \boxed{-0010000}$$

* Read 2's & 1's compliment again.

$$\text{Eg: } (1100)_2 - (1100)_2$$

Solution: - \downarrow 1's compliment.

$$\begin{array}{r} 0011 \\ + 1 \\ \hline \end{array}$$

$$\begin{array}{r} 1100 \\ + 0011 \\ \hline 1111 \end{array}$$

\rightarrow Drawback of 1's compliment:
we can get +ve & -ve (two types of) zeroes.

That's why, 2's compliment method is advantageous over 1's compliment method.

Signed Binary Codes: - Using 8-bits

\downarrow

Signed magnitude

$$\begin{array}{r} +9 \\ 00001001 \\ -9 \\ 10001001 \end{array}$$

1's compliment

$$\begin{array}{r} 00001001 \\ 00001001 \\ -11110110 \end{array}$$

2's compliment

$$\begin{array}{r} 00001001 \\ 00001001 \\ -11110111 \end{array}$$

$$(00001001) + (-11110111) = (10001001)$$

Eg:- $+6 + (-9)_{10}$ using 1's complement Arithmetic.

$$\begin{array}{r} +6 \\ +9 \\ \hline 15 \end{array} \quad \begin{array}{l} \longrightarrow 0\ 000\ 0110 \\ \longrightarrow 0\ 000\ \underline{\underline{1}}001 \\ \hline 0\ 000\ 1111 \end{array}$$

Eg:-

$$\begin{array}{r} -6 \\ +9 \\ \hline 3 \end{array} \quad \begin{array}{l} \longrightarrow 1\ 111\ 1001 \\ \longrightarrow 0\ 000\ \underline{\underline{1}}0001 \\ \hline 1\ 0\ 000\ 0010 \\ + \qquad \qquad \qquad 1 \\ \hline 0\ 000\ 0011 \end{array}$$

Eg

$$\begin{array}{r} +6 \\ -9 \\ \hline -3 \end{array} \quad \begin{array}{l} \longrightarrow 0\ 000\ 0110 \\ \longrightarrow 1\ 111\ 0110 \\ \hline 1\ 111\ 1100 \end{array}$$

\downarrow signed to unsigned conversion (1's comp.)
 $- (0000011)_2 = (-3)_{10}$

Eg:-

$$\begin{array}{r} -9 \\ +(-9) \\ \hline -18 \end{array} \quad \begin{array}{l} \longrightarrow 1\ 111\ 0110 \\ \longrightarrow 1\ 111\ 0110 \\ \hline 1\ 110\ 1100 \\ + \qquad \qquad \qquad 1 \\ \hline \end{array}$$

$1.\ \underline{11.01101}$

\downarrow 1's complement

$- (0010010)_2 = (-18)_{10}$

Eg:- # 2's complement arithmetic
• Carry is ignored here.

$$\begin{array}{r} -9 \\ +(-9) \\ \hline -18 \end{array} \quad \begin{array}{l} \longrightarrow 1\ 111\ 0110 \\ \longrightarrow 1\ 111\ 0111 \\ \hline 1\ 110\ 1100 \\ + \qquad \qquad \qquad 1 \\ \hline \end{array}$$

\downarrow 2's complement

$- (0010010)_2 = - (0010010) = (-18)_{10}$

Overflow / Underflow

- Overflow :** Result greater than largest no. which can be represented (i.e., $x \geq 2^n - 1$)
- Underflow :** Result smaller than smallest no. which is in range. (i.e., $x \leq -2^n$).

Boolean Algebra & Digital Logic

Basic Gates:

AND		$X = A \cdot B$
OR		$X = A + B$
I(NOT)		$X = A'$
Buffer		$X = A$
NAND		$X = (A \cdot B)'$
NOR		$X = (A + B)'$

Some special gates:-

XOR (Exclusive OR)		$X = A \oplus B$ $X = A'B + AB'$
XNOR (Exclusive NOR or Equivalence)		$X = (A \oplus B)'$ $X = A'B' + AB$

Boolean Algebra : A mathematical system for manipulation of variables that can have one of two values (like 0 & 1, True or False, High or Low)

AND Operator : Boolean product

OR Operator : Boolean sum

Boolean function has at least :

- one boolean variable
- one boolean operator
- any one of 0 and 1

- * 0 : Identity element for '+' or (OR) operation. [$a+0=a$]
- 1 : Identity element for '.' or (AND) operation [$a \cdot 1=a$]

* Commutative : $a+b = b+a$

$$a \cdot b = b \cdot a$$

* Associative : $a+(b+c) = (a+b)+c$

$$a \cdot (b \cdot c) = (a \cdot b) \cdot c$$

* Distributive : $a \cdot (b+c) = a \cdot b + a \cdot c$

$$a \cdot (b+c) = a \cdot b + a \cdot c$$

* Complement : $a+a' = 1$

$$a \cdot a' = 0$$

* Absorption Property : $a+bc = (a+b)(a+c)$

Duality

The principal of duality says that if an expression is valid in boolean algebra, dual of that expression is also valid.

* OR gate in true logic system becomes ~~and~~.

AND gate in \neg ve logic system

$$F = a+bc$$

Then, Dual of $F = (\underline{a+b})(\underline{a+c}), a \cdot (b+c)$

* De Morgan's Theorem : $(a+b)' = a'b'$ and $(ab)' = a'+b'$

Involution : Taking double Inverse gives same value.

Eg: $F = (\underline{AB'}+C)\underline{D'} + E$. Find F'

$$\Rightarrow F' = ((\underline{AB'}+C)\underline{D'} + E)'$$

$$= ((\underline{AB'}+C)\underline{D'})' \cdot E'$$

$$= [(\underline{AB'})' + \underline{D}] \cdot E'$$

$$[(\underline{A'}+\underline{B}) \cdot C' + \underline{D}] \cdot E'$$

$$\begin{aligned}
 \text{Eg:- } F &= A + A\bar{B} + \bar{A}B \\
 &= A(1 + \bar{B}) + \bar{A}B \\
 &= A + \bar{A}B \\
 &= (\underline{A + \bar{A}}) \circ (A + B) \\
 &= \boxed{A + B}
 \end{aligned}$$

Answer

Boolean Functions

$$F = xy + x'z + yz$$

Solution:

$$\textcircled{F} \quad F(x, y, z) = xy + x'z + yz$$

$$\begin{aligned}
 &= (xy + x'z)(xy + z) + yz \\
 &= (x + x')(y + z)(xy + z) + yz \\
 &= (x' + y)(xy + z) + yz \\
 &= x'z + xy + yz(x + x')
 \end{aligned}$$

$$= xy + x'z$$

SOP Form

$$() + () + ()$$

↓
min term
(m)

Eg:-

x	y	z	minterms
0	0	0	$x'y'z'$ m_0
0	0	1	$x'y'z$ m_1
1	0	0	$x'y'z$ m_4
1	1	1	$x'yz$ m_7

* Standard gate for SOP is NAND gate & for POS is NOR gate.

Eg :-	x	y	F
$m_0 \rightarrow$	0	0	0
$m_1 \rightarrow$	0	1	1
$m_2 \rightarrow$	1	0	0
$m_3 \rightarrow$	1	1	0

$$F = m_1 + m_3 = xy + x'y' = \sum m(1, 3)$$

Eg:- $F = m_1 + m_3 + m_5 = \sum m(1, 3, 5)$,

Solution:-

$$F = x'y'z + x'yz + xy'z$$

$$\Rightarrow F = x'z(y' + y) + xy'z$$

$$\Rightarrow F = x'z + xy'z$$

$$\Rightarrow F = (x' + xy')z = (x' + y)(x' + y')z \\ = \boxed{x'z + y'z}$$

Implicant

* Every term in SOP is called an Implicant (i.e. for which output is 1).

* Prime Implicant: A prime from which no literals can be removed.

Eg: $F = \sum (2, 6, 7)$,

Solution:-

$$F = a'b'c' + abc' + abc$$

↑ ↑ ↑
Implicants

$$\Rightarrow F = \boxed{a'b'c' + ab}$$

$$\Rightarrow F = b(a'c' + a) = b(a' + a)(c' + a) = bc' + ab,$$

Prime Implicants

$$\text{Eg} \therefore F(a, b) = \sum m(1, 2)$$

Solution:-

$$F(a, b) = \cancel{a'b} + \cancel{ab'} ab'$$

(• Implicants / Min terms / Prime Implicants)
[∴ They can not be reduced further]

$$\text{Eg: } F = A + B'c. \text{ Express in SOP.}$$

Soln:-

$$F = A + B'c$$

$$\Rightarrow F = A(B + B') (C + C') + (A + A') B'c$$

$$\Rightarrow F = ABC + ABC' + AB'C + \underbrace{AB'C'}_{\substack{\uparrow \\ \downarrow}} + \underbrace{AB'C'}_{\substack{\uparrow \\ \downarrow}} + A'B'C.$$

$$\Rightarrow F = ABC + ABC' + AB'C + AB'C' + A'B'C$$

$$\Rightarrow F = \sum m(7, 6, 5, 4, 1)$$

$$\Rightarrow F = \sum m(1, 4, 5, 6, 7)$$

Answer,

$$\text{Eg: } F = AC' + A'C. \text{ Express in SOP.}$$

Solution:

$$F = A(B + B') C' + A' (B + B') C$$

$$= ABC' + AB'C' + A'BC + A'B'C$$

$$\Rightarrow F = \sum m(6, 4, 3, 1)$$

$$\Rightarrow F = \sum m(1, 3, 4, 6) \Rightarrow F(A, B, C) = \sum m(1, 3, 4, 6) \text{ Answer.}$$

$$\text{Eg: } F(A, B, C, D) = AC.$$

Solution:

$$F = A(B + B') C(D + D')$$

$$\Rightarrow F = ABCD + ABCD' + ABD'C + ABD'C'$$

$$\Rightarrow F = \sum m(15, 14, 11, 10)$$

$$\Rightarrow F = \sum m(10, 11, 14, 15)$$

POS Form
(Product of Sum).

$$(+ +) \cdot (+ +) \cdot (+ +)$$

\nearrow Max term \nearrow

x	y	z	Max term
0	0	0	$x+y+z$ m_0
0	0	1	$x+y+z$ m_1

1	0	0	$x'+y+z$ m_4

1	1	1	$x'+y'+z$ m_7

Eg :-

x	y	z	F
0	0	0	0 m_0
0	0	1	0 m_1
1			
0	1	0	1 m_2
0	1	1	0 m_3 $F = (x+y+z) (x+y+z) \cdot (x+y'+z)$
1	0	0	0 m_4 $= \overline{m}(0,1,3,4)$
1	0	1	1 m_5
1	1	0	0 m_6
1	1	1	1 m_7

Eg :- $F(A, B, C, D) = (A+B'+C) (A+C'+D)$
Solution:-

$$\begin{aligned}
 F(A, B, C, D) &= (A+B'+C+DD') \cdot (A+BB'+C'+D) \\
 &= (A+B'+C+D) (A+B'+C+D') (A+B+C'+D) \\
 &= (A+B'+C+D) (A+B'+C'+D)
 \end{aligned}$$

Eg: $F(a, b, c) = \sum_m(0, 2, 4, 6)$, we can interchange them easily.




 $\Rightarrow F(a, b, c) = \prod_m(1, 3, 5, 7)$.

Universal Logic Gates

- NAND
- NOR




→ Any basic gate can be implemented using any of the above two gates.

*NAND Gates into other gates.




Eg: $f = AB + CD + E$, Implement using only NAND gates


Solve:




* NOR Gates into other gates.



NOT gate




OR gate



AND GATE

$$\text{Eg: } F = (a+b)(c+d) = [(a+b)']' + [(c+d)']'$$



minimisation with
Karnaugh Maps

→ No. of variables = n ; then no. of squares (i.e. minterms) = 2^n .

Two variable K-map ..

$$\text{Eg:- } F(x,y) = \sum m(0,3)$$

$x\backslash y$	0	1
0	m_0	m_1
1	m_2	m_3

$$\Rightarrow \begin{array}{|c|c|c|} \hline x\backslash y & 0 & 1 \\ \hline 0 & 1 & 0 \\ \hline 1 & 0 & 1 \\ \hline \end{array} \Rightarrow F = x'y' + xy$$

3-variable K-map:

$x'y'z'$	0	1
00		
01		
11		
10		

(0,1)

$x'y'z'$	00	01	11	10
0	m_0	m_1	m_3	m_2
	$x'y'z'$	$x'y'z$	$x'yz$	$x'yz'$
1	m_4	m_5	m_7	m_6
	$xy'z'$	$xy'z$	xyz	xyz'

Eg :- $F(x,y,z) = \sum m(0,4,5,6)$

$x'y'z'$	00	01	11	10
0	(1)	0	0	0
1	(1)	1	0	(1)

$$F = y'z' + xy' + xz'$$

4-variable K-map:

$x'y'z'$	00	01	11	10
00	m_0	m_1	m_3	m_2
01	m_4	m_5	m_7	m_6
11	m_{10}	m_2	m_{15}	m_{14}
10	m_8	m_9	m_{11}	m_{12}

Simplification using K-map.


Pair - a group of 2 adjacent squares

Quad - a group of 4 adjacent squares

Octet - a group of 8 adjacent squares

1st preference will be to higher order groups

Eg :- $F(x,y) = \sum m(1,2,3)$



$$\Rightarrow F = xy$$

Eg :-

$$\text{Eg: } F(x,y,z) = x'y'z + x'y'z + x'yz + x'y'z + xy'z + xyz$$

$x \setminus y \setminus z$	00	01	11	10
0	1	1	1	1
1	1	0	0	1

$$F(x,y,z) = x' + z'$$

$$\text{Eg: } F(x,y,z) = \sum m(1,2,3,5,7)$$

$x \setminus y \setminus z$	00	01	11	10
0	0	1	1	1
1	0	1	1	0

$$\Rightarrow F = z + x'y$$

$$\text{Eg: } F(w,x,y,z) = \bar{w}\bar{x}\bar{y}\bar{z} + \bar{w}\bar{x}y\bar{z} + \bar{w}x\bar{y}\bar{z} + \bar{w}xy\bar{z} + w\bar{x}\bar{y}\bar{z} + w\bar{x}y\bar{z}$$

Solve:-

$w \setminus x \setminus y \setminus z$	00	01	11	10
00	1	1	0	1
01	0	0	0	0
11	0	0	0	0
10	1	1	0	0


$$F = \cancel{\bar{w}\bar{x}\bar{y}\bar{z}} + \cancel{\bar{w}\bar{x}y\bar{z}}$$

$$\cancel{\bar{w}x\bar{y}\bar{z}} + \cancel{w\bar{x}\bar{y}\bar{z}}$$


Simplification of POS expression using K-map.

2 variable :-

Eg:-



$$\Rightarrow F = \bar{A} \cdot \bar{B}$$



$$\Rightarrow F = A \cdot B$$

3 Variable Expression:-

$$F(A, B, C) = \prod M(0, 1, 2, 3, 4, 7)$$

A\BC	00	01	11	10
0	0	0	0	0
1	0	1	0	1

$B+C$ $\bar{B}+\bar{C}$

$$F = A \cdot (B + C) (\bar{B} + \bar{C})$$

4 Variable Expression:-

Don't Care Conditions

- Invalid set of inputs which give unspecified output.
- Particular set of inputs which can never happen.

Eg:- In BCD, 0-9 are valid

But, 10-15 are invalid. So, They come under, Don't care condition.

Eg:- $F(A, B, C, D) = \sum m(1, 3, 5, 7, 9) + d(6, 12, 13)$

Solution:-

AB\CD	00	01	11	10
00	0	1	1	0
01	0	1	1	X
11	X	X	0	0
10	0	1	0	0

$\bar{A}D$

$\bar{C}D$

$$\Rightarrow F = \bar{A}D + \bar{C}D$$

Same Expression.

Eg:- $F(A, B, C, D) = \prod m(0, 2, 4, 8, 10, 11, 14, 15) + d(6, 12, 13)$

AB\CD	00	01	11	10
00	0	1	1	0
01	0	1	1	X
11	X	X	0	0
10	0	1	0	0

$$F = \bar{D} \cdot (\bar{A} + \bar{C})$$


$$\text{Eg: } F(a,b,c,d) = \sum m(0, 2, 6, 8, 12, 13, 15) + d(3, 4, 9)$$

ab\cd	00	01	11	10
00	1	0	X	!
01	X	0	0	1
11	1	1	1	0
10	1	X	0	0


$$F = \bar{c}\bar{d} + \bar{a}\bar{d} + a'b'd$$

Combinational Circuits


Logic circuits for a digital circuit may be combinational or sequential.



Sequential circuit



- * Combinational circuits are memory-less while sequential circuit consists of combinational circuit & memory elements.



Design of Combinational Circuit

Steps

- (1) Determine no. of inputs & outputs.
- (2) Assign name to input & output variables.
- (3) Derive Truth table.
- (4) Obtain simplified Boolean expression.
- (5) Draw Logic Diagram & Verify correctness.

Notes:

- If there are n input variable, then there are 2^n input combinations.

- Each input combination has one output value.

- Truth tables have all combinations of input & corresponding outputs.

Examples:

- Adder/Subtracter

- Code converters


- Comparators

- Decoders

- Encoders

- Multiplexers

- Demultiplexers



(1) Half Adder :- A combinational circuit that adds 2 inputs bits to generate a Sum bit & a Carry bit.


A	B	Sum S	Carry C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{Sum} = \bar{A}B + A\bar{B} = A \oplus B$$

$$\text{Carry} = A \cdot B.$$

Logic Diagram :-

Block Diagram :-



(2) Full Adder :

Adds 3 input bits to generate a sum bit & a carry bit.

x	y	z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

By K-map:

Sum S : alternating flat \leftarrow

xz	00	01	11	10
0	0	1	0	1
1	1	0	1	0

flat $\#$

Method of writing

$$S = \bar{x}\bar{y}z + \bar{x}y\bar{z} + x\bar{y}z + xyz$$

$$\Rightarrow S = \bar{x}(\bar{y}z + y\bar{z}) + x(\bar{y}z + y\bar{z})$$

$$\Rightarrow S = \bar{x}(y \oplus z) + x(y \oplus z)$$

$$\Rightarrow S = x \oplus y \oplus z \quad \boxed{\text{Get } y \oplus z \text{ & solve}}$$

Similarly:-

Carry C :

xz	00	01	11	10
0	0	0	1	0
1	0	1	1	1


$$\Rightarrow C = yz + \bar{x}y + xz$$

$$C = \bar{x}yz + x\bar{y}z + xyz + x\bar{y}\bar{z}$$


$$\Rightarrow C = (\bar{x}y + x\bar{y})z + xy$$

$$\Rightarrow C = (x \oplus y)z + xy \rightarrow \text{(Alternate Expression)}$$

Block Diagram:-



Logic Diagram:-



\rightarrow Subtractor \leftarrow

- Subtractor is of two types.
 - \rightarrow Half Subtractor
 - \rightarrow Full Subtractor.

Half Subtractor :-

- Subtracting a single-bit binary value Y from another X produces a difference bit D & a borrow out.

X	Y	D	B-out
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$\text{So, } D(X, Y) = \Sigma(1, 2)$$


$$\Rightarrow D = X'Y + XY'$$

$$\Rightarrow D = X \oplus Y$$


$$B\text{-out}(X, Y) = \Sigma(1)$$

$$\Rightarrow B\text{-out} = X'Y$$

Logic Diagram




Block - Diagram :-



Full - Subtractor :-


X	Y	B-in	D	B-out
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1




$$D(X, Y, B\text{-in}) = \Sigma(1, 2, 4, 7)$$

$$B\text{-out}(X, Y, B\text{-in}) = \Sigma(1, 2, 3, 7)$$

Logic - Diagram :-



Working of a 1-bit subtractor :-



• 4-Bit Adders :-

- Inputs - 9 = $(2 \times 4 + 1)$
- Outputs - 5 = $(4 + 1)$
- Size of Truth-table - 5^{12}
- How many functions to optimize : 5 functions.

Eg:-

A_i $A_3 \ A_2 \ A_1 \ A_0$

B_i $B_3 \ B_2 \ B_1 \ B_0$

C_0

Total 9 Inputs

B_{out} $D_3 \ D_2 \ D_1 \ D_0$

5 outputs

* Binary Addition can be done in two ways:-


Serial

uses only one FA circuit & a storage device to store the generated output carry.

Parallel

uses n FFs & all bits of the two numbers along with the input carry can be applied simultaneously.

→ Serial Addition :-
4-bit serial Adder



Advantage :-

- (1) Only one FA is required.
- (2) Less memory is required.


Disadvantage :-

- (1) Takes more time.

* $C_0 = 0$ [i.e., 1st carry is always zero by default]

~~Advantage~~:


→ Parallel Addition :




Eg:-

$$\begin{array}{r}
 0 \ 1 \ 0 \ 1 \\
 0 \ 1 \ 1 \ 0 \\
 \hline
 1 \ 0 \ 0 \ 0 \quad \text{→ Carry} \\
 \hline
 1 \ 0 \ 1 \ 1
 \end{array}$$

4-bit binary parallel Adder : -





This adder is also called ripple carry adder.



Ripple Propagation Delay.

Cascading of Parallel adders
(See Slides)

Two 4-bit binary parallel adder



Ripple - Adder Delay :-


- Delay = $(2n+1)T$

Carry - Look Ahead adders,


→ Generate all incoming carries in parallel.

→ Based on two addition functions of FA, called
Carry generate (G_i) & Carry propagate (P_i).

For $A \times B$ operation using 1's compliment:-
 4-bit binary parallel adder :-




(Q3)



→ Parallel addition using #
 $T(AB) = \text{add}^n$

→ n additions required
 -> n parallel adders required

Carry - Look Ahead Adder:-



$$P_i = A_i \oplus B_i, \quad G_i = A_i B_i$$

$$S_i = P_i \oplus C_i \quad ; \quad C_{i+1} = G_i + P_i C_i$$

Thus,

$$\therefore C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_0)$$

$$= G_1 + P_1 G_0 + P_1 P_0 C_0.$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 (G_1 + P_1 G_0 + P_1 P_0 C_0)$$

$$= G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$\therefore C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0.$$

$\rightarrow P_i$ is carry propagate & G_i is carry generate

\rightarrow since C_4 is independent of C_3, C_2 & C_1 .

So, all carries can be generated in parallel without waiting for previous carries to be generated.

* Time-Delay :

Carry-Look-ahead Adder

$4T$

Ripple Adder

$(2n+1)T$.

BCD Adder :-


Binary Sum					BCD Sum					Decimal
K	z_8	z_4	z_2	z_1	C	s_8	s_4	s_2	s_1	
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	2
0	0	0	1	1	0	0	0	1	1	3
0	0	1	0	0	0	0	0	1	1	4
0	0	1	0	1	0	0	1	0	0	5
0	0	1	1	0	0	0	1	0	1	6
0	0	1	1	1	0	0	1	1	1	7
0	1	0	0	0	0	1	0	0	0	8
0	1	0	0	1	0	1	0	0	1	9
<hr/>					0	1	0	0	1	
0	1	0	1	0	1	0	0	0	0	10
0	1	0	1	1	1	0	0	0	1	11
0	1	1	0	0	1	0	0	1	0	12
0	1	1	0	1	1	0	0	1	1	13
0	1	1	1	0	1	0	1	0	0	14
0	1	1	1	1	1	0	1	0	0	15
1	0	0	0	0	1	0	1	1	0	16
1	0	0	0	1	1	0	1	1	1	17
1	0	0	1	0	1	1	0	0	0	18
1	0	0	1	1	1	1	0	0	1	19

Following is a truth table of adder and its output is given below.

Truth table of adder :-

$$\star C_{\text{Output}} = K + z_8 z_4 + z_8 z_2 + (16-19) + (12-5) + (10-11)$$

Block-diagram:-



H.W.: Design a combinational circuit which produces square of a given input.

Solution:-

I ₂	I ₁	I ₀	S ₃	S ₂	S ₁	S ₀
0	0	0	0	0	0	0
1	0	0	0	0	0	1
2	0	1	0	0	0	1
3	0	1	0	0	1	0
4	1	0	0	1	0	0
5	1	0	0	1	0	1
6	1	1	1	0	0	0
7	1	1	1	1	0	0

$$S_0, S_5 = I_2 I_1, \quad S_4 = I_2 I_1 + I_2 I_1 I_0$$

$$S_3 = I_2^2 I_1 I_0 + I_2 I_1^2 I_0 \quad \left| \begin{array}{l} S_1 = 0 \\ S_0 = I_0 \end{array} \right. \Rightarrow S_3 = (I_2 \oplus I_1) I_0$$

$$S_2 = I_1 I_0$$

#Magnitude Comparators

- Compares magnitude of two binary numbers for the purpose of establishing whether $a > b$, $a = b$ or $a < b$.

- The equality relation of each pair of bits can be expressed logically with an exclusive-NOR function as: $A = A_3 A_2 A_1 A_0$; $B = B_3 B_2 B_1 B_0$

$$x_i = A_i B_i + A_i' B_i' \quad \text{for } i=0, 1, 2, 3$$

$$(A=B) = x_3 \cdot x_2 \cdot x_1 \cdot x_0. \quad [\text{i.e., } A=B \text{ if all } x_i = 1]$$

- The process is continued till unequal digits is reached (Process starts from MSB)
If corresponding digit of A is 1 & of B is 0, we conclude that $A > B$,
 $A > B = A_3 B_3' + x_3 A_2 B_2' + x_3 x_2 A_1 B_1' + x_3 x_2 x_1 A_0 B_0'$
 $A < B = A_3' B_3 + x_3 A_2' B_2 + x_3 x_2 A_1' B_1 + x_3 x_2 x_1 A_0' B_0$.

Eg: (1) $A = 10010 \Rightarrow A_4 = B_4$
 $B = 10001 \Rightarrow A_3 = B_3$

$$A_2 = B_2$$

$$A_1 > B_1 \Rightarrow A > B.$$

Here, ~~$A_4 B_4' + x_3 A_3 B_3' + x_3 A_2 B_2' + x_3 x_2 A_1 B_1' + x_3 x_2 x_1 A_0 B_0'$~~ $= 0 + 0 + 0 + 1 + 0 = 1$

(2) $A = 1010 \Rightarrow A_3 = B_3$
 $B = 1101 \Rightarrow A_2 < B_2 \Rightarrow A < B.$

Here, $A_3' B_3 + x_3 A_2' B_2 + x_3 x_2 A_1' B_1 + x_3 x_2 x_1 A_0' B_0 = 0 + 1 = 1 \Rightarrow A < B$

(3) $A = 1011 \Rightarrow A_3 = B_3$
 $B = 1011 \Rightarrow A_2 = B_2$
 $A_1 = B_1$
 $A_0 = B_0 \Rightarrow A = B$.

Here, $x_3 = x_2 = x_1 = x_0 = 1 \Rightarrow A = B$,

Read 4-bit Mag. Comparator circuit from slides,

Code Converters

- A logic circuit that changes data presented in one type of binary to another type of binary code.

(a) BCD to Excess-3 code converters:-

- (10-1s) will be treated as "don't cares."

BCD					XS3			
A	B	C	D		W	X	Y	Z
0	0	0	0	→	0	0	1	1
0	0	0	1	→	0	1	0	0
0	0	1	0	→				
0	0	1	1	→				
0	1	0	0	→				
0	1	0	1	→				
0	1	1	0	→				
0	1	1	1	→				
1	0	0	0	→				
1	0	0	1	→	1	1	0	0
1	0	1	0	→	x	x	x	x
1	0	1	1	→	x	x	x	x
1	1	0	0	→	x	x	x	x
1	1	0	1	→	x	x	x	x
1	1	1	0	→	x	x	x	x
1	1	1	1	→	x	x	x	x

On Solving by K-map:-

$$Z = D'$$

$$Y = CD + C'D'$$

(b) BCD to Seven-Segment :-

- Each segment is named a,b,c,d,e,f,g. f | a
g | b


Eg:-

BCD	Seven-Segment
wxyz	a b c d e f g
(0) $\rightarrow 0000$	$\rightarrow 1111110$
(1) $\rightarrow 0001$	$\rightarrow 01100000$
(2) $\rightarrow 0010$	$\rightarrow 1101101$
(3) $\rightarrow 0011$	$\rightarrow 11111001$
(4) $\rightarrow 0100$	$\rightarrow 0110011$
(5) $\rightarrow 0101$	$\rightarrow 1011011$
(6) $\rightarrow 0110$	$\rightarrow 1011111$
(7) $\rightarrow 0111$	$\rightarrow 1110000$
(8) $\rightarrow 1000$	$\rightarrow 1111111$
(9) $\rightarrow 1001$	$\rightarrow 1111011$

Seven Segment Display


(c) Binary to Gray : Do yourself.

$$Y_3 = A, Y_2 = A \oplus B, Y_1 = B \oplus C \text{ & } Y_0 = C \oplus D.$$



(d) GRAY to Binary :

$$B_3 = G_3, B_2 = G_2 \oplus G_3, B_1 = G_1 \oplus G_2 \oplus G_3, \\ B_0 = G_0 \oplus G_1 \oplus G_2 \oplus G_3.$$



(e) GRAY to BCD converter : (Assignment) *

* Assignment: Design a 3-bit parity generator & checker

GRAY Code				w	x	y	z
A	B	C	D				
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	1	0	0	1	0
0	0	1	0	0	0	1	1
0	1	1	0	0	1	0	0
0	1	0	1	0	1	1	0
0	1	0	0	0	0	1	1
1	1	0	0	0	1	0	0
1	1	0	1	0	0	0	1
1	1	1	1	x	x	x	x
1	1	1	0	x	x	x	x
1	0	1	0	x	x	x	x
1	0	1	1	x	x	x	x
1	0	0	1	x	x	x	x
1	0	0	0	x	x	x	x

K-Map :

For w :-

CD		00	01	11	10
AB		0	0	0	0
	AB	00	0	0	0
00	00	0	0	0	0
01	01	0	0	0	0
11	11	1	1	x	x
10	10	x	x	x	x

$w = A$

For x :-

CD		00	01	11	10
AB		0	0	0	0
	AB	00	0	0	0
00	00	0	0	0	0
01	01	1	1	1	1
11	11	0	0	x	x
10	10	x	x	x	x

$x = \bar{A}B$

For Y :-

	CD	AB	00	01	11	10
	AB	00	0	0	1	1
	AB	01	1	1	0	0
	AB	11	0	0	X	X
	AB	10	X	X	X	X

$$Y = \bar{B}C + \bar{A}\bar{B}\bar{C}$$

$$\begin{aligned} &= (\bar{A} + \bar{C})\bar{B}C + \bar{A}\bar{B}\bar{C} \\ &= \bar{A}\bar{B}C + \bar{A}(B \oplus C) \end{aligned}$$



For Z :-


	CD	AB	00	01	11	10
	AB	00	0	1	0	1
	AB	01	1	0	1	0
	AB	11	0	1	X	X
	AB	10	X	X	X	X

$$\begin{aligned} Z &= \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}C\bar{D} + \bar{A}B\bar{C}\bar{D} \\ &\quad + \bar{A}BCD \end{aligned}$$

$$\begin{aligned} &= \bar{A}\bar{B}(C \oplus D) + \bar{A}B(\bar{C} \oplus \bar{D}) \\ &= \bar{A}[\bar{B}(C \oplus D) + B(\bar{C} \oplus \bar{D})] \\ &= \bar{A} \cdot [B \oplus \bar{B} \oplus C \oplus D] \end{aligned}$$

Circuit Diagram :





ASSIGNMENT:-

3-bit parity Generator & checker,
→ For Parity Generator:-

3-bit message			Odd-Parity bit (P)	Even-Parity bit (P)
X	Y	Z		
0	0	0	1	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	0	1

K-Map Simplification:-

Even - Parity.

	yz	00	01	11	10
xy	00	0	1	0	1
00	0	0	1	0	1
01	1	0	1	0	0


$$\begin{aligned}
 P &= \bar{x}\bar{y}z + \bar{x}y\bar{z} + x\bar{y}\bar{z} + xy\bar{z} \\
 &= \bar{x}(y \oplus z) + x(y \oplus z) \\
 &= \boxed{x \oplus y \oplus z}
 \end{aligned}$$

Odd-Parity					
x	yz	00	01	11	10
0	0	1	0	1	0
1	0	1	0	0	1


$$\begin{aligned}
 P &= \bar{x}\bar{y}\bar{z} + \bar{x}y\bar{z} + x\bar{y}z + xy\bar{z} \\
 &= \bar{x}(\bar{y} \oplus z) + x(y \oplus z) \\
 &= \boxed{\bar{x} \oplus y \oplus z}
 \end{aligned}$$

CIRCUIT :-

Even - Parity



Odd - Parity .



→ Parity Checker :-

Even-Parity Checker				C_p	Odd-Parity Checker	
A	B	C	P		C_p	
0	0	0	0	0 →	0	1
0	0	0	1	1 →	1	0
0	0	1	0	0 →	1	0
0	0	1	1	0 →	0	1
0	1	0	0	0 →	1	0
0	1	0	1	1 →	0	1
0	1	1	0	0 →	0	1
0	1	1	1	1 →	1	0
1	0	0	0	0 →	1	0
1	0	0	1	1 →	0	1
1	0	1	0	0 →	0	1
1	0	1	1	1 →	1	0
1	1	0	0	0 →	0	1
1	1	0	1	1 →	1	0
1	1	1	0	0 →	1	0
1	1	1	1	1 →	0	1

Simplification By K-Map:
Even-Parity checker

C_p	00	01	11	10
AB	0	1	0	1
00	0	1	0	1
01	1	0	1	0
11	0	1	0	1
10	1	0	1	0

$$\begin{aligned}
 C_p &= \bar{A}\bar{B}\bar{C}P + \bar{A}\bar{B}C\bar{P} + \bar{A}B\bar{C}\bar{P} + \bar{A}BCP \\
 &\quad + A\bar{B}\bar{C}P + AB\bar{C}P + A\bar{B}\bar{C}\bar{P} + A\bar{B}CP, \\
 &= \bar{A}\bar{B}(C \oplus P) + \bar{A}B(C \oplus \bar{P}) + AB(C \oplus \bar{P}) \\
 &\quad + A\bar{B}(C \oplus \bar{P}) \\
 &= \bar{A}[(A \oplus B)(C \oplus P) + (A \oplus B)(C \oplus \bar{P})] \\
 &= \bar{A}(A \oplus B)(C \oplus P)
 \end{aligned}$$


Odd - Parity checker .

C_p	00	01	11	10
AB	0	1	0	1
00	0	1	0	1
01	0	0	1	0
11	1	0	0	1
10	0	1	0	0


$$\begin{aligned}
 C_p &= \bar{A}\bar{B}\bar{C}P + \bar{A}\bar{B}C\bar{P} + \bar{A}B\bar{C}\bar{P} + \bar{A}BCP \\
 &\quad + A\bar{B}\bar{C}P + AB\bar{C}P + A\bar{B}\bar{C}\bar{P} + A\bar{B}CP \\
 &= \bar{A}[\bar{B}(C \oplus P) + B(C \oplus \bar{P})] + \\
 &\quad A[\bar{B}(C \oplus \bar{P}) + \bar{B}(C \oplus P)] \\
 &= \bar{A}(\bar{A} \oplus B)(C \oplus P) + (A \oplus B)(C \oplus \bar{P}) \\
 &= ((A \oplus B) \oplus (\bar{A} \oplus B))(C \oplus \bar{P})
 \end{aligned}$$

Circuit Diagram:-

Even-Parity Checker




Odd-Parity checker.



Decoder

- Digital circuit that converts an input binary code into a single numeric output.
- n inputs &
- 2^n outputs. (max. outputs; may be less than 2^n if there are don't cares)
- n to 2^n - line decoder.
- Generates all the minterms of n input variables,
- Exactly one output will be active for each combination of outputs.


2 -to -4 Binary Decoder



X	Y	F ₀	F ₁	F ₂	F ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

★ Each output is a 2 variable min-term ($\bar{x}\bar{y}$, $\bar{x}y$, $x\bar{y}$, xy).

3-to-8 Binary Decoder:
 (Binary to octal converter),
 Also called



4-to-10 line decoder.


Eg :- BCD to Decimal

w	x	y	z	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₈	D ₉	
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	0	1	0	0	0
0	1	1	1	0	0	0	0	0	0	0	0	1	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	0	0	1	0	0	0	0	0	0	0	0	0	0	1

⑥ Implementing Functions using Decoder.



$$\text{Eg : } S(x, y, z) = \Sigma(1, 2, 4, 7)$$

$$C(x, y, z) = \Sigma(3, 5, 6, 7)$$




* Decoder with Enable:-

E_0	A	B	w	x	y	z
0	0	0	1	0	0	0
0	0	1	0	1	0	0
0	1	0	0	0	1	0
0	1	1	0	0	0	1
1	x	x	0	0	0	0




* In High -level enable , For $E_0 = 1$, it will work normally . & in low -level enable it will work normally for $E_0 = 0$.

* Use 3 to 8 decoder to make 4 to 16 decoders .



Assignment: Design a 4-to-16 decoder using 2-to-4 decoders



Encoders

- Inverse of Decoder.
- At any one time, only one input line has a value of 1.
- $2^n - \text{to} - n$ encoders. (i.e., max inputs = 2^n)

Eg:- (a) 8-to-3 Binary Encoder.

Inputs = I_0 to I_7

Outputs = ~~x_1, x_2~~ y_2, y_1, y_0

$$\text{Then, } y_2 = I_4 + I_5 + I_6 + I_7$$


$$y_1 = I_2 + I_3 + I_6 + I_7$$

$$y_0 = I_1 + I_3 + I_5 + I_7$$

(b) ~~20:4~~ Priority encoder: Decimal to BCD

Priority Encoder.


- A priority scheme is assigned to the input values lines so whenever more than one input line is asserted at any time, the output is determined by the input line having the highest priority.
i.e.,
- higher-order input has more priority over lower order.
- It also has a valid-bit d . $d=0$ (output not active)
 $d=1$ (active output)




Multiplexer

- ~~2ⁿ~~ inputs \rightarrow 1 output
- no. of selections (So, n = selection lines)
- Also called data-selectors
- Allows conditional transfer of data.
- Sometimes called a mux.
 - \rightarrow Select one out of several bits
 - \rightarrow Some inputs used for selection
 - \rightarrow Also can be used to implement logic.

Eg :- 2:1 mux,



Eg:- 4:1 mux.




S ₁	S ₀	Y
0	0	D ₀
0	1	D ₁
1	0	D ₂
1	1	D ₃

$$Y = S_1'S_0'D_0 + S_1'S_0'D_1 + S_1S_0'D_2 + S_1S_0'D_3$$

$$S_1'S_0'D_2 + S_1S_0'D_3$$

Eg:- 8:1 MUX.



- Can be used to implement combinational logic circuits.
- Can replace several SSI gates.

Implementing Boolean Function using MUX :

(1) n variable :- $2^{n-1} : 1$ MUX,

$\left[\begin{array}{l} \text{if variable is used as input} \\ (n-1) \text{ as selection-lines} \end{array} \right]$

(2) Input-variable is complemented in min-terms ① to $2^{n-1} - 1$ & uncomplemented in rest.

Eg:- $F(A, B, C) = \Sigma(1, 3, 5, 6)$

$$2^{n-1} : 1 = 2^{3-1} : 1 = 4 : 1$$


A
↑
input B, C
 ↑
 Selection-lines,

	I ₀	I ₁	I ₂	I ₃
A'	0	1	2	3
A	4	5	6	7
S ₀	0	1	A	A'

\approx

	I ₀	I ₁	I ₂	I ₃
A'	B'C'	B'C	BC'	BC
A	B'C'	B'C	BC'	BC

$Y = A'B'C + A'B'C + AB'C + ABC'$




$$\text{Eg: } F(A, B, C, D) = \Sigma(0, 1, 3, 4, 8, 9, 15)$$

Input Selection: The selected input is given by the minterms 0, 1, 3, 4, 8, 9, 15.

	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
A^1	0	1	2	3	4	S	6	7
A^0	8	9	10	11	12	13	14	15

XOR logic: $I_0 \oplus I_1 \oplus I_2 \oplus I_3 \oplus I_4 \oplus I_5 \oplus I_6 \oplus I_7$

Implementation of selected 4:1 MUX:



$$\begin{array}{|c|c|c|c|} \hline & S_2 & S_1 & S_0 \\ \hline 0 & 0 & 0 & 0 \\ 1 & 0 & 0 & 1 \\ 2 & 0 & 1 & 0 \\ 3 & 0 & 1 & 1 \\ 4 & 1 & 0 & 0 \\ 5 & 1 & 0 & 1 \\ 6 & 1 & 1 & 0 \\ 7 & 1 & 1 & 1 \\ \hline \end{array}$$

$$\begin{array}{|c|c|c|c|} \hline & S_2 & S_1 & S_0 \\ \hline 0 & 0 & 0 & 0 \\ 1 & 0 & 0 & 1 \\ 2 & 0 & 1 & 0 \\ 3 & 0 & 1 & 1 \\ 4 & 1 & 0 & 0 \\ 5 & 1 & 0 & 1 \\ 6 & 1 & 1 & 0 \\ 7 & 1 & 1 & 1 \\ \hline \end{array}$$

Eg:- Implement $F(A, B, C, D) = \Sigma(0, 1, 3, 4, 8, 9, 15)$, using 4:1 MUX.

Solution:-




	I_0	I_1	I_2	I_3
$A'B'$	①	②	2	③
$A'B$	④	5	6	7
AB'	⑧	⑨	10	11
AB	12	13	14	⑯


	I_0	I_1	I_2	I_3
$A'B'$	①	④	⑧	12
$A'B$	②	5	⑨	13
AB'	6	10	14	
AB	③	7	11	⑯

$I_0 = C' + CD$
 $= C' + D$

S_0 ,




→ Using 2:1 mux :- A B



	D'	D
	I_0	I_1
$A'B'C'$	①	②
$A'B'C$	2	③
$A'B'C'$	④	s
$A'BC$	6	7
$A'B'C'$	⑧	⑨
$A'B'C$	10	11
$A'BC'$	12	13
ABC	14	⑯

$$I_0 = A'C' + AB'C' = (A' + AB') C' = \boxed{(A' + B') C'} = \cancel{A'C'} + B'C'$$

$$I_1 = A'B' + A'B'C' + ABC \\ = (A' + AC') B' + ABC = \boxed{(A' + C') B' + ABC}$$




Multiplexer Tree


- A larger MUX can be implemented using a tree of smaller MUXes.
- A 16:1 MUXes can be implemented by
 - Two 8:1 MUXes & one 2:1 MUX or an OR gate
 - Five 4:1 MUXes
 - Eight 2:1 MUXes & one 8:1 MUX.
- A 32:1 MUXes can be constructed by using
 - Two 16:1 MUXes & one 2:1 MUX or an OR gate
 - Four 8:1 MUXes & a 4:1 MUX

Eg:- Design an 8:1 MUX using 4:1 MUXes.

Solution:-



Eg: Design a 32:1 MUX using 16:1 MUXes,



Demultiplexers


MUX

- (1) $m : 1$ device
- (2) Data Selector
- (3) $2^m : 1$

DEMUX

- 1 : m device
↳ max(2^n)
- Data distributor

$1 : 2^n$




A) Selection times.

A	Select		Output			
	S_1	S_0	D_0	D_1	D_2	D_3
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1


Eg:- Design a 1:8 DEMUX using 1:4 DEMUXes.

Solution:-



Combinational Logic Design using ROM Array.

- ROM is a memory unit that performs only the read operation.
- Binary information stored in ROM is permanent & is created during fabrication process.
- ROM is a programmable logic device (PLD)
- A word is the basic unit that moves in & out of a memory.
- Word = group of bytes. (= 8 bits)



Eg :- 1024 (words) x 16 (bits)

$$2^{10} \times 16$$


Each word is assigned a particular address from 0 to $2^K - 1$. [K = No. of address-lines]

Input lines = 10 ,


~~Output line~~ / Each word is of size 16 bits

$$\text{Eg :- } F_1(x,y) = \Sigma(2,3)$$

$$F_2(x,y) = \Sigma(0,1)$$




Eg:- $F_1(A, B, C) = \Sigma(0, 1, 2, 5, 7)$
 $F_2(A, B, C) = \Sigma(1, 4, 6)$





Design combinational circuit using ROM:-

Eg:- Square of given Input




Eg:- Design a code-converter that converts BCD to Excess-3 & 2421 using ROM array.

BCD				Excess-3				2421			
A	B	C	D	W	X	Y	Z	P	Q	R	S
0	0	0	0	0	0	1	1	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	1
0	0	1	0	0	1	0	1	0	0	1	0
0	0	1	1	0	1	1	0	0	0	1	1
0	1	0	0	0	1	1	1	0	1	0	0
0	1	0	1	1	0	0	0	1	0	1	1
0	1	1	0	1	0	0	1	1	1	0	0
0	1	1	1	1	0	1	0	1	1	0	1
1	0	0	0	1	0	1	1	1	1	1	0
1	0	0	1	1	1	0	0	1	1	1	1




→ Removing Redundant Outputs :-



Assignment: 4-bit multiplier & 2-bit multipliers,

1's complement of a 4-bit binary number:-

(i) $B = B_3 B_2 B_1 B_0$



(ii) Whenever the control input (m)

$m=0$, complement is generated,

$m=1$, it is same as input.

In XOR, If one -input is 1, then ~~other~~ ^{output} will be complement of other, we will use this concept for attaining our above task.

X	Y	$X \oplus Y$
0	0	0
0	1	1


$m \rightarrow A$ \oplus y

So, $y = \bar{A}$ if $m=0$

$y = A$ if $m=1$

(iii) Using:- 4-bit Binary adder:-





(iii) Let's Design circuit for 9's complement :-

9's comp. of 4 is


0100

1011 \rightarrow 1's comp.

1010 \rightarrow Add 10.

$$\begin{array}{r} \boxed{0101} \\ + \quad \quad \quad \\ \hline \boxed{0101} = S \end{array}$$


Discard Carry



(iv) 4-bit subtractor using Adders :-


\rightarrow Using 1's complement.

P, T, O



(V). 2's complement Subtraction :-

A - B 2's comp. & Add \rightarrow If carry generated, discard,
 & If no carry, ans is -ve & $\overset{\text{take}}{2\text{'s compliment}}$ again.




(vi) Design a SOP circuit that will generate an odd-parity for a 4-bit input.

Input (4 bits)				Output
A	B	C	D	F
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

$$\begin{aligned}
 F &= \bar{A}D(B \oplus C) + \bar{A}\bar{D}(B \oplus C) \\
 &\quad + A\bar{B}(C \oplus D) + AB(C \oplus D) \\
 &= \bar{A}D(\bar{B} \oplus B \oplus C) + A(B \oplus C \oplus D) \\
 &= \boxed{(A \oplus B \oplus C \oplus D)}
 \end{aligned}$$

→ Introduction to Sequential Design ←

- Output depends upon both past & present inputs (& output)
- Remembers past inputs & past circuit-state
- Outputs are "fed back" as new inputs.
- Storage elements are circuits that are capable of storing binary information; known as memory




- Present-state = $\Theta(t)$
- Next-state = $f(\text{present-state, input})$
= $\Theta(t+1)$

Eg:-

- Traffic-light
- ATM
- Vending Machine.

Serial or Sequential Adder :-

(Already discussed combinational adder)



- Time is more, but hardware is less.
- 1 Full-adder,
 - 2 4-bit memory,
 - 4 clocks to get the output
 - The 1-bit memory element

Sequential Circuit


Synchronous

Behaviour of the circuit depends on the input signal at discrete instances of time (also called clocked)

Asynchronous

The behaviour of circuit depends on input signals at any instance of time & order of the inputs change.

- A combinatorial circuit with feedback



- Each flip-flop can store one bit of information: 0 or 1,

Storage Elements (Memory)

- Two main types: Latches - Asynchronous (without clock signal)
Flip-Flops - Synchronous, (with clocks)


Latches:

- A binary storage element (0 or 1 - 1 bit info.)
- Built with (NAND, NOR, NOT).

Flip-Flop:

- Synchronous version of latch
- In latch, output changes as soon as input changes, while in flip-flops, it is not so.

Basic Flip - Flop :-




Basically, it is flip-flop circuit.

- Two Outputs : Q = Normal Output,
 Q' = Complemented Output
- Two Inputs : Set (S) & Reset (R)
- Two - states : $Q=1, Q'=0 \Rightarrow$ Set - state
 $Q=0, Q'=1 \Rightarrow$ Clear - state

Types :



SR :-




Characteristic - Table:

- Logical properties of a flip-flop.
- $Q(t)$
- $Q(t+1)$

SR : Characteristic-Table

S	R	$Q(t+1)$	Operation
0	0	$Q(t)$	No change/ Hold
0	1	0	Reset
1	0	1	Set
1	1	?	Undefined/ Invalid

Let's verify above table:-



(i) When $S=0, R=0,$

Let $Q(t) = 0 \Rightarrow \bar{Q}(t) = 1 \Rightarrow Q(t+1) = 0$,
True,

Let $Q(t) = 1 \Rightarrow \bar{Q} = 0 \Rightarrow Q(t+1) = 1$.

So, There is no change in state.

(ii) When $S=0, R=1,$

Let $Q(t) = 0 \Rightarrow \bar{Q} = 1 \Rightarrow Q(t+1) = 0$

Let $Q(t) = 1 \Rightarrow \bar{Q} = 1 \Rightarrow Q(t+1) = 0$

(iii) When $S=1, R=0, Q(t+1) = 1$.

(iv) When $S=1, R=1,$



\because One input to both Nand-gates is 0,
 \therefore Output of both must be ?

So, $Q=1 \& \bar{Q}=1$,


Invalid.

JK Flip-Flop

- It will avoid $S=R=1$.



↓ NAND-level Diagrams.



Characteristics Table :- (flip - Flop)

Inputs		Outputs (Q _{m+1})
J _m	K _m	
0	0	Q _m
0	1	0 (Reset)
1	0	1 (Set)
1	1	Q _m (Toggle)

$$S_n = J_n \bar{Q}_n \quad \& \quad R_n = K_n Q_n$$

J_n	K_n	Q_n	\bar{Q}_n	S_n	R_n	Q_{n+1}
0	0	0	1	0	0	$Q_n = 0 \} \rightarrow Q_n$
0	0	1	0	0	0	$Q_n = 1 \} \rightarrow \bar{Q}_n$
0	1	0	1	0	0	$Q_n = 0 \} \rightarrow 0$
0	1	1	0	0	1	0
1	0	0	1	1	0	1
1	0	1	0	0	0	$Q_n = 1 \} \rightarrow 1$
1	1	0	1	1	0	1
1	1	1	0	0	1	$\bar{Q}_n \} \rightarrow \bar{Q}_n$

Drawback of JK - flip-flop:-

→ RACE Around condition:

$t \rightarrow$ propagation delay of gates (NAND)


$T \rightarrow$ clock-pulse,


If $t < t$, after each time ~~at~~ interval t , for $J=K=1$,
our output repeatedly gets complemented
in the same clock-pulse.

This condition is known as "Race condition."


So, at the end of time-pulse, output is not certain, ~~To~~ To avoid this, master-slave was designed.

MASTER-SLAVE Flip-Flop:-





D - flip-flop :- (D stands for Data, or Delay)



→ to transfer data
→ to delay data by one clock-pulse.

Characteristic Table :-

Input	Output
D @ n	Q @ n+1
0	0
1	1

T - flip-flop:-



Characteristic Table :-

Input	Output
T	Q @ n+1
0	Q @ n
1	Q @ n ⊕ Q-bar @ n

(a)


Char. Egn: $Q_{n+1} = T'Q_n + T\bar{Q}_n$

Excitation - table for flip-flops :-

- to find input - combinations for transition from particular present - state to particular next - state.

→ SR :-

Characteristic Table	
Input S R	Output Q_{n+1}
0 0	Q_n
0 1	0
1 0	1
1 1	?



Excitation - Table	
Input $Q_n Q_{n+1}$	Output S R
0 0	0 X
0 1	1 0
1 0	0 1
1 1	X 0

→ JK

Characteristic Table	
Input J K	Output Q_{n+1}
0 0	Q_n
0 1	0
1 0	1
1 1	$\overline{Q_n}$



Excitation Table	
Input $Q_n Q_{n+1}$	Output J K
0 0	0 X
0 1	1 X
1 0	X 1
1 1	X 0

→ D

Characteristic Table	
Input D _n	Output Q_{n+1}
0	0
1	1



Excitation Table	
Input $Q_n Q_{n+1}$	Output D _n
0 0	0
0 1	1
1 0	0
1 1	1


→ T

Characteristic Table	
Input T	Output Q_{n+1}
0	Q_n
1	$\overline{Q_n}$

Excitation Table	
Input $Q_n Q_{n+1}$	Output T
0 0	0
0 1	1
1 0	1
1 1	0

Flip-Flop Conversion :-

- Given Flip-Flop
- Required Flip-Flop.



Eg:- U1SR to JK flip-flop

JK Inputs		Present State	Next State	S	R
J	K	Q_n	Q_{n+1}		
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	X	1
1	0	0	1	1	X
1	0	1	1	X	0
1	1	0	1	1	X
1	1	1	0	X	1

From char. table of JK
By K-Map :-

For S :-

		00	01	11	10
		J	K	Q_n	
0	0	0	X	X	0
1	1	1	X	X	1

$$S = J \bar{Q}_n$$

So,


From Exec. table of SR

For R

		00	01	11	10
		J	K	Q_n	
0	0	X	0	1	X
1	0	0	1	1	0

$$R = K Q_n$$

Logic - Diagram : -



Eg :- (2) JK to SR

S	R	Q_{n+1}	Q_{n+1}	J	K
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	X	1
1	0	0	1	1	X
1	0	1	1	X	0
0	1	0	?	X	X
1	1	1	?	X	X

For J

S	00	01	11	10
0	0	X	Y	0
1	1	X	X	X


$$J = S$$

For K

S	00	01	11	10
0	X	0	1	Y
1	Y	0	Y	Y

$$K = R$$

Logic - Diagram : -





(3) SR to D flip-flop :-

D	Q_m	Q_{m+1}	S	R
0	0	0	0	X
0	1	0	0	1
1	0	1	1	0
1	1	1	X	0

~~Ans~~


$$S_0, S = D$$

$$\& R = \bar{D}$$



(4) D to SR flip-flop :-


S	R	Q_m	Q_{m+1}	D
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	1	1
1	0	1	1	1
1	1	0	2	X
1	1	1	2	X



$$S_0, D = \overline{S}\overline{R}Q_m + \overline{S}R = \overline{R}(\overline{S}Q_m + S) \\ = \overline{R}(Q_m + S)$$

$$D = S + \overline{R}Q_m$$


Logic Circuit :-



(S) JK to T flip-flop :-

T	Q_n	Q_{n+1}	J	K
0	0	0	0	x
0	1	1	x	0
1	0	1	1	x
1	1	0	x	1

$$J = \overline{Q_n} T \quad \& \quad K = \overline{Q_n} T$$





(6) T to JK :-

J	K	Q_n	Q_{n+1}	T
0	0	0	0	0
0	0	1	1	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	1
1	0	1	0	0
1	1	0	1	1
1	1	1	0	1

JK Q_n		00	01	11	10
J	K	0	0	1	0
0	0	0	0	1	0
1	0	1	0	0	1

$$\text{So, } T = KQ_n + \bar{J}Q_n$$

Logic - Diagram :-



(7) ~~D~~ to ~~JK~~ :-

J	K	Q_n	Q_{n+1}	D
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	0	1

$$D = \bar{Q}_n + Q_n$$

$$D = Q_n$$


$$D = \bar{Q}_n$$

For D :-

\bar{Q}_n	00	01	11	10
0	0	1	0	0
1	1	1	1	1

$$D = \bar{K} Q_n + J$$


Logic-Diagram:-



(8) JK \rightarrow D :-

D	Q_n	Q_{n+1}	J	K
0	0	0	0	X
0	1	0	X	1
1	0	1	1	X
1	1	1	X	0

$$\text{So, } J = D \quad \& \quad K = \bar{D}$$



→ Level-triggered :-


↳ triggering is done by changing clock-pulse.

↳ Edge triggered flip-flop :-

↳ clock changes state.

↳ state changes from 0 to 1 or 1 to 0.

clock-pulse :




Types :-

↳ +ve edge triggered (state changes when clock-pulse goes from 0 to 1)
↳ -ve edge triggered (when pulse goes from 1 to 0)

↳ (falling edge)

Edge-triggered SR flip-flop :-

(1) +ve edge triggered SR \leftrightarrow f/f :-




* S and R are called synchronous control inputs.

Inputs


Outputs

S	R	Clock	Q _{anti}
0	0	↑	Q _n (no change)
0	1	↑	0 (Reset)
1	0	↑	1 (Set)
1	1	↑	? (Invalid)

(2) -ve edge triggered SR :-





Eg:- Draw output waveform for the following input waveform
(Assume Q is high initially i.e., Q = 1).



→ Edge triggered D flip-flop ←


(1) +ve Edge triggering:-



Truth - Table :



Input D	Clock	Output, Q
0	↑	0 (Reset)
1	↑	1 (Set)

(2) -ve Edge triggering:-



Eg:- Find the output
(Assume initially Q is high)


waveform for following input waveform



Eg:- Draw output of JK

for given input waveform.

- (i) for +ve edge triggering,
- (ii) for -ve edge triggering.




J	K	Clk	Q_{nt+1}
0	0	↑	Q_n
0	1	↑	0
1	0	↑	1
1	1	↑	\bar{Q}_n


J	K	Clk	Q_{nt+1}
0	0	↓	\bar{Q}_n
0	1	↓	0
1	0	↓	1
1	1	↓	\bar{Q}_n

Flip-flops with asynchronous inputs
(Preset (P_n), Clear (C_n)).


• Independent of } clock inputs.



For Example,



Asynchronous SR flip-flop :-
→ Gate-level Diagram:-



(i) When $Pr = 0$, ~~$Clk = 1$~~ \Rightarrow Clear = 1

$Q = 1$ i.e., flip-flop is set initially.

(ii) when $Pr = 1$ & Clear = 0

$\bar{Q} = 1$ i.e., flip-flop is reset initially.

(iii) when $Pr = 1$ & Clear = 1

Output depends on other inputs (S, R, clock),



(iv) $Pr = 0$ & Clear = 0

$Q = 1$, $\bar{Q} = 1 \Rightarrow$ Not acceptable or permissible,

TRUTH TABLE:-

Inputs				Outputs
S_n	R_n	Pr	Clk	Q_{n+1}
x	x	0	1	1
x	x	1	0	0
0	0	1	1	Q_n
0	1	1	1	0
1	0	1	1	1
1	1	1	1	?
x	x	0	0	?

JK flip-flop with asynchronous inputs



Inputs Output

$P_n \quad C_1 \quad Q_{n+1}$

0 0 not used

0 1 1 (Set)

1 0 0 (Reset)

1 1 Normal operation

(depends on clock-pulse & inputs)

→ Truth-table will be same as SR with only one change when $P_n = C_1 = S_n = R_n = 1 \Rightarrow Q_{n+1} = \bar{Q}_n$.

Flip-flop characteristic.

- Propagation delay (t_p)
 - Setup time (t_s)
 - Hold-up time (t_h)
 - Maximum clock frequency (f_{max}).
 - Asynchronous active pulse width.
- 5 major charact.


→ Clock-high pulse time.

→ Clock-low pulse time.

Propagation delay (t_p): -

→ It is the time difference between the application of triggering edge of clock-pulse or asynchronous input & time at which the output actually makes a transition.

Eg :-




- * Generally, t_p lies in $(10 - 20 \text{ ns})$ i.e.,
$$10^{-8} \leq t_p \leq 2 \times 10^{-8} \text{ seconds.}$$

(2) Setup - time :-

- It is the minimum amount of time for which the input must be maintained at a constant value before the clock arrives (edge) arrives.


Eg :-



(3) Hold time (t_H) :-

- It is the minimum amount of time for which input must be maintained at a constant value after the clock edge has been arrived.

Eg:-



$$10 \text{ ns} \leq t_H \leq 40 \text{ ns}$$

$$4) f_{max} = \frac{1}{t_s + t_p + t_{n_p}}$$

→ Propagation delay of next-stage decoder.

(5) Asynchronous active pulse width:-

→ The time required to set the initial condition after application of preset or clear.

ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS

- what a given circuit will do under a certain operating conditions.
- Obtained from present-state inputs, outputs & flip-flop states.
- Analysis starts from circuit diagram & culminates in a state table/diagram.
- Design :- Starts from set of specifications & generates logic diagram.

→ Behavior of clocked sequential circuits can be described by :-

→ State Equation

→ State Table

→ State Diagram

→ Flip-Flop equations,

$$x \quad x \quad x \quad x \quad x \quad x$$

State Equation

• Also called transition equation

• L.H.S. denotes next-state & R.H.S. denotes present state.

• It is : next-state as a function of present-state & inputs.

→ State Table : -
(Transition Table)

- Consists of 4 sections : present state, input, next-state, output.


Eg :-

$$A(t+1) = Ax + Bx$$

$$B(t+1) = A'x$$

First Form : - $y = (A+B)x$


Present State	Input	Next State	Output
A B	x	A B	y
0 0	0	0 0	0
0 0	1	0 1	0
0 1	0	0 0	1
0 1	1	1 1	0
1 0	0	0 0	1
1 0	1	1 0	0
1 1	0	0 0	1
1 1	1	1 0	0



2nd Form :

Present State	Input	Next State				Output	
		x=0		x=1		x=0	x=1
		A	B	A	B	y	y
0 0		0	0	0	1	0	0
0 1		0	0	1	0	1	0
1 0		0	0	1	0	1	0
1 1		0	0	1	0	1	0

→ State - Diagram :-



Note:- If no output is there & input is single, then it will be denote by \cancel{y} . (No 'y' will be used)

→ Flip-Flop Equations :-

• Output Equations:-

• Input Equations (Excitation Equations) :-




$$\text{Eg:- Input Eqn:- } D_A = Ax + Bx$$

$$D_B = A'x$$

$$\text{Output Eqn:- } y = (A+B)x'$$

Eg:-



(I)


State Eqn:-

$$A(t+1) = A \oplus x \oplus y$$

(II) State Table:-

Present State A	Inputs x y	Next State A
0	0 0	0
0	0 1	1
0	1 0	1
0	1 1	0
1	0 0	1
0	0 1	0
1	0 0	0
1	1 1	1


(III) State Diagram:-



(IV) Flip-Flop Equations!

$$\text{Input Eqn.:- } D_A = A \oplus x \oplus y$$

Eg:- Analysis of JK flip-flops.



Input Equations:-

$$\begin{cases} J_A = B, \quad K_A = Bx' \\ J_B = x', \quad K_B = A \oplus x \end{cases}$$

Clock

State Table:-

Present State		Input x	Next State		flip-flop inputs			
A	B		A	B	J_A	K_A	J_B	K_B
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0


Using Characteristic table:-

J	K	$Q(t+1)$
0	0	Q_t
0	1	0
1	0	1
1	1	\bar{Q}_t


Characteristic Eqn:-

$$Q(t+1) = JQ' + K'Q$$

State - Diagram :-



Eg:- Analysis of Clocked Sequential Circuits with T flip-flops.



Input Eqn:-

$$T_A = \bar{x}x, \quad T_B = \bar{x}$$


$$\text{Output Eqn: } y = AB$$

State - Table:-

Present		Input	Next Output			Flip - Flop Inputs	
A	B	x	A	B	y	T _A	T _B
0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	1
0	1	0	1	0	0	0	0
0	1	1	01	0	0	1	1
1	0	0	1	0	0	0	0
1	0	1	1	1	0	0	1
1	1	0	1	1	1	0	0
1	1	1	0	0	1	1	1

$$\begin{aligned} \text{State Eqn: - } A(t+1) &= (\bar{B}x)'A + (\bar{B}x)A' = (\bar{B}x) \oplus A \\ B(t+1) &= \bar{x}'B + \bar{x}B' = \bar{x}B \end{aligned}$$

State-Diagram:-



Flip-Flop Equations:-

$$T_A = Bx$$

$$T_B = xz$$


$$y = AB$$

State Reduction & Assignment

- Two sequential circuits may exhibit the same input-output behaviour, but have a different no. of internal states (flip-flops) in their state diagram.
- Reducing the no. of states
- If identical input sequences are applied to two circuits & identical outputs occur for all ~~and~~ input sequences; then the two circuits are said to be equivalent.
- Two states are said to be equivalent if for each member of set of inputs, they give exactly the same outputs & send the circuit either

Eg:-

State-Diagram:-



State - Table :-

Present - State	Next - State		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	b		0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	g	f	0	1
g	a	f	0	1

* Present - state e & g are equivalent.





Present - State	Next - State		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	b		0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	e	f	0	1

* Now, d & f states are equivalent.


Present - State	Next - State		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	b		0	0
b	c	d	0	0
c	a	d	0	0
d	e	d	0	1
e	a	d	0	1

* Now, no more equivalent states.

Reduced So, No further reduction is possible.
In State - Diagram:-



Eg :-



State Assignment :-

- In order to design a sequential circuit with physical components, it is necessary to assign unique coded binary values to the states.
- For a circuit with m states, the codes must contain n bits, where $m \leq 2^n$.
- Unused states are treated as Don't cares.


Eg :- State - Table :-

Present - State	Next - State		Output	
	$x_1 = 0$	$x_1 = 1$	$x_1 = 0$	$x_1 = 1$
a	b	a	0	0
b	b	c	0	0
c	d	a	0	0
d	b	c	0	1

→ No reduction is possible here.

State - Assignment :-

Variable	Assigned Value
a	00
b	01
c	10
d	11




State-Table:-

Present-State	Next-State		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	c	b	0	0
b	d	c	0	1
c	g	d	1	1
d	e	f	1	0
e	f	a	0	1
f	g	f	1	0
g	f	a	0	1
 ↓				
a	c	b	0	0
b	d	c	0	1
c	e	d	1	1
d	e	f	1	0
e	f	a	0	1
f	e	f	1	0
g				
a	c	b	0	0
b	d	c	0	1
c	e	d	1	1
d	e	d	1	0
e	d	a	0	1

No reduction possible now.

State - Diagram :-



B. State - Assignment :-

Variable	Assigned Value
a	000
b	001
c	010
d	011
e	100

Design Procedure :-

Procedure for designing synchronous sequential circuits is as follows:-


- (1) Derive a state - diagram
- (2) Reduce no. of states if necessary
- (3) Assign binary values to the states.
- (4) Obtain the binary-coded state table (Transition Table)
- (5) Choose type of flip-flops to be used,
- (6) Derive simplified flip-flop input equations & output equations.
- (7) Draw logic diagram.

Synthesis Using JK - flip-flops


Eg:-

Present State	Input	Next State	Flip-flop inputs			
			A	B	$J_A = K_A$	$J_B = K_B$
0 0	0	0 0	0	x	0	x
0 0	1	0 1	0	x	1	x
0 1	0	1 0	1	x	x	1
0 1	1	0 1	0	x	x	0
1 0	0	1 0	x	0	0	x
1 0	1	1 1	x	0	1	x
1 1	0	1 1	x	0	x	0
1 1	1	0 0	x	1	x	1

Using K-map : $J_A = Bx'$, $K_A = Bx$, $J_B = x$, $K_B = (A \oplus x)'$



Ques:- Using D - flip-flop, design a clocked sequential circuit whose state - diagram is given below.



State - Table:-

Present - state	Next - State		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
000	110	001	0	1
001	010	110	0	1
010	010	000	0	1
100	100	001	0	1
110	100	010	0	1

Present - State $Q_2\ Q_1\ Q_0$	Input x	Next - State $Q_2\ Q_1\ Q_0$			Output y	Flip - Flop Inputs		
		Q_2	Q_1	Q_0		D_2	D_1	D_0
0 0 0	0	1	1	0	0	1	1	0
0 0 0	1	0	0	1	1	0	0	1
0 0 1	0	0	1	0	0	1	0	0
0 0 1	1	1	1	0	1	1	0	0
0 1 0	0	0	1	0	0	1	0	0
0 1 0	1	0	0	0	1	0	0	0
1 0 0	0	1	0	0	0	1	0	0
1 0 0	1	0	0	1	0	0	1	1
1 1 0	0	1	0	0	1	0	0	0
1 1 0	1	0	1	0	1	0	1	0

By K-Map :-

		For D_2 :-			
		Q ₀ x	Q ₁	Q ₂	Q ₃
		00	01	11	10
00		1	0	1	0
01		0	0	x	x
11		1	0	x	x
10		0	x	x	x

$$D_2 = Q_0x + Q_2\bar{x} + \bar{Q}_1\bar{Q}_0\bar{x}$$

For D_1 :-

		For D_1 :-			
		Q ₀ x	Q ₁	Q ₂	Q ₃
		00	01	11	10
00		1	0	1	1
01		1	0	x	x
11		0	1	x	x
10		0	0	x	x

$$D_1 = Q_0 + \bar{Q}_2\bar{x} + Q_2Q_1x$$

For D_0 :-

		For D_0 :-			
		Q ₀ x	Q ₁	Q ₂	Q ₃
		00	01	11	10
00		0	1	0	0
01		0	0	x	x
11		0	0	x	x
10		0	1	x	x


$$\Rightarrow D_0 = \bar{Q}_1\bar{Q}_0x$$

For y :-

		For y :-			
		Q ₀ x	Q ₁	Q ₂	Q ₃
		00	01	11	10
00		0	1	1	0
01		0	1	x	x
11		0	1	x	x
10		0	1	x	y

$$\Rightarrow y = \bar{Q}_1\bar{Q}_0x$$

Logic Diagram :-



Application of Flip-Flops

- Flip-Flop is the minimum unit of storage.
 - Registers (Buffer or stores data)
 - Counters (Counting from 0 to a predefined sequence repeated)
 - Shift Registers: holds group of data which can be stored & shifted (transfer)

Registers:-

- A register is a memory device which stores more than one bit of information.
- It is a generalization of a flip-flop.
 - * A Flip-Flop is a 1-bit register.
- Main Operations:-

(i) Load or store :- Put new data into the register,

(ii) Read :- Retrieve the data without altering it.

Counters

- Specific type of sequential circuits or registers.
- They are sequential circuits which "count" through a specific & pre-defined state sequence. They can count up, count down, or count through other fixed sequences.
- If not mentioned, it is an up counter.

Shift Registers

- They are used for storage & transfer of data.
- No specific sequence here.


Benefits of counters :-

- They can act as simple clocks :-
 - How many bits have been sent or received?
 - How many steps have been performed in some computation?
- All processors contain a program counter (PC).
- In computers, they are used to increment or decrement by one in response to input.
- A counter that follows the binary number sequence is called a binary counter,
 - n bit binary counter? n flip-flops, counts in binary from 0 to 2^n .

Counter used in modulus :-

- Each count is called state of counter.
 - A counter with n flip-flops can have 2^n states & of same modulus.
 - The no. of states in a counter is known as its mod number.
 - Thus, a 2 bit counter is a mod-4 counter.
 - A mod-n counter may also be described as a divide-by-n counter.
- Eg:-
- 2 bit counter \equiv mod-4 counter \equiv divide-by-4 counter,
- Counter is a clocked sequential circuit whose state diagram contains a single cycle.

Eg:-




- Eg:- mod-12 counter counts from 0 (0000) to 11 (1011) & requires 4 flip-flops (16 states - only 12 used),
- Thus, a counter with non-power of 2 modulus has unused states.

Types of Counter:-


↳ Synchronous Counters (Parallel)

Asynchronous Counters (Ripple counters)


→ Synchronous counter:-




→ Asynchronous counter:-



Eg:- (a) 2 bit asynchronous counter (0 to 3)



(b) 3 bit binary down-counter:-



Synchronous Counter (Parallel)


→ Eg:- Let's design 3-bit synchronous Counter using JK flip-flop.

Solution:-

Counter = mod-8 \Rightarrow counter

Total no. of flip flops = 3.

State-Diagram:-



State-Table.

State Table:-

Present-State

$Q_2 \quad Q_1 \quad Q_0$

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

Next-State

$Q_2 \quad Q_1 \quad Q_0$

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

0 0 0

F/F Inputs

$J_2 \quad K_2 \quad J_1 \quad K_1 \quad J_0 \quad K_0$

0 X 0 X 1 X

0 X 1 X X 1

0 X X 0 1 X

1 X X 1 X X 1

X 0 0 X X X

X 0 1 X X 1

X 0 X 0 1 X

X 1 X 1 X 1

Using K-map:-

		For J_2			
		00	01	11	10
Q_2	0	0	0	(1)	0
	1	X	X	(X)	X

$$J_2 = Q_1, Q_0$$

For K_2 :-

		For K_2			
		00	01	11	10
Q_2	0	X	X	(X)	X
	1	0	0	1	0

$$K_2 = Q_1, Q_0$$

For K_1 :-

		For K_1			
		00	01	11	10
Q_2	0	X	X	(1)	0
	1	X	X	1	0

$$K_1 = Q_0$$

For K_0 :-

		For K_0			
		00	01	11	10
Q_2	0	X	1	1	X
	1	X	1	1	X


$$\Rightarrow K_0 = 1$$

$$J_0 = 1$$

For J_0 :-

		For J_0			
		00	01	11	10
Q_2	0	1	X	X	1
	1	X	X	1	1

Logic - Diagram :-





Ex 2:- Design a 3 bit UP/DOWN (bidirectional) counter using JK flip flops.

Let's go
Method 1:- Design both up & down counters separately & then combine them accordingly.

Method 2:- Take a control input: $m = \text{up} / \text{down}$

State - Diagram:-



State - Table:-

Present - State $\Phi_2 \ \Phi_1 \ \Phi_0$	Control Input m	Next - State $\Phi_2 \ \Phi_1 \ \Phi_0$	Flip-Flop Inputs			
			J_2	K_2	J_1, K_1	J_0, K_0
0 0 0	0	1 1 1	1	x	1 x	1 x
0 0 0	1	0 0 1	0	x	0 x	1 x
0 0 1	0	0 0 0	1	x	1 x	x 1
0 0 1	1	0 1 0	0	x	1 x	x 1
0 1 0	0	0 0 1	1	x	x 1	1 x
0 1 0	1	0 1 1	0	x	x 0	1 x
0 1 1	0	0 1 0	1	x	x 1	x 1
0 1 1	1	0 0 1	0	x	1 x	x 1
1 0 0	0	0 1 1	x	0	x x	1 x
1 0 0	1	1 0 0	x	0	1 x	x 1
1 0 1	0	0 1 0	x	0	x 0	x 1
1 0 1	1	1 0 1	x	0	x 1	x 1
1 1 0	0	0 0 1	x	0	x 0	x 1
1 1 0	1	1 1 0	x	1	x 1	x 1
1 1 1	0	0 0 0	x	1	x 1	x 1
1 1 1	1	1 1 1	x	1	x 1	x 1

K-map.

For J_2 :

$\bar{Q}_2 Q_1$	00	01	11	10
00	1	0	0	0
01	0	0	1	0
11	x	x	x	x
10	x	x	x	x

$$J_2 = \bar{Q}_0 M Q_1 + Q_0 \bar{M} \bar{Q}_1$$

For K_2 :

$\bar{Q}_2 Q_1$	00	01	11	10
00	x	x	x	x
01	x	x	x	x
11	0	0	1	0
10	1	0	0	0

$$K_2 = Q_0 M Q_1 + \bar{Q}_0 \bar{M} \bar{Q}_1$$

Design of synchronous counters with unused states:-

1) Self - starting counter :-

→ whenever counter goes to an invalid state, it comes back to a valid state in 1 or 2 clock pulses & then starts counting in a normal sequence, it is called self starting.


2) Lock out condition:-

- If a counter is in invalid state, it keeps on moving from one invalid state to another when clock pulses are applied,
- It never returns to a valid state.

Eg:- (1) Design a mod-6 synchronous counter using JK flip flops, check whether the counter is self starting.

Solution:-

State - Diagram:-



state - Diagram:-

Present - state

Q_3	Q_2	Q_1
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1

Next - state .

Q_3	Q_2	Q_1
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1

Inputs to flip-flops .

J_3	K_3	J_2	K_2	J_1	K_1
0	x	0	x	1	x
0	x	1	x	x	1
0	x	x	0	1	x
1	x	x	1	x	1
0	x	0	x	1	x
0	x	x	1	0	x

For J_3

$Q_2 Q_1$	00	01	11	10
Q_3	0	0	1	0
	0	x	x	x
	1	x	x	x
			x	

For K_3

$Q_2 Q_1$	xx	xx	x
Q_3	x	x	x
	0	1	x
			x

For J_2

	0	1	x	x
	0	0	x	x
	0	x	x	x
			x	


$$J_2 = \bar{Q}_2 Q_1$$

$$K_2 = Q_1$$

$$J_1 = 1$$

$$K_1 = 1$$

Logic-Diagram:-



Let's Check

Transition Table:-

Present-State

Q_3	Q_2	Q_1
1	1	0
1	1	1

F/F Inputs


J_3	K_3	J_2	K_2	J_1	K_1
0	0	0	0	1	1
1	1	0	1	1	1

Next-State,


Q_3	Q_2	Q_1
1	1	1
0	0	0

Thus, The counter is self-starting as it returns back to valid states in 2 clock pulses.

State - Diagram:-



Eg:- Design a BCD - counter using JK - flip flops. Check whether the counter is self starting.



State-Table:-


Present - state				Next - state				F/F Inputs							
Q_4	Q_3	Q_2	Q_1	Q_4	Q_3	Q_2	Q_1	J_4	K_4	J_3	K_3	J_2	K_2	J_1	K_1
0	0	0	0	0	0	0	1	0	0X	0	0X	0	0X	0	0X
0	0	0	1	0	0	1	0	0	0X	0	0X	0	0X	0	0X
0	0	1	0	0	0	1	1	0	0X	0	0X	0	0X	0	0X
0	0	1	1	0	1	0	0	0	0X	1	X	0	0X	0	0X
0	1	0	0	0	1	0	1	0	0X	X	0	0	0X	0	0X
0	1	0	1	0	1	1	0	0	0X	X	0	0	0X	0	0X
0	1	1	0	0	1	1	1	0	0X	X	0	0	0X	0	0X
0	1	1	1	1	0	0	0	0	1X	X	1	0	0X	0	0X
1	0	0	0	1	0	0	1	0	X0	0	0X	0	0X	0	0X
1	0	0	1	0	0	0	0	0	X1	0	0X	0	0X	0	0X

$$J_4 = Q_1 Q_2 Q_3, \quad K_4 = Q_1$$

$$J_3 = Q_1 Q_2 = K_3$$

$$J_2 = \overline{Q}_4 Q_1, \quad K_2 = Q_1$$

$$J_1 = K_1 = 1$$



Present-State $Q_4 \ Q_3 \ Q_2 \ Q_1$, Next-State $J_4 \ K_4 \ J_3 \ K_3 \ J_2 \ K_2 \ J_1 \ K_1$, $Q_4 \ Q_3 \ Q_2 \ Q_1$

0 0 X
 1 X
 0 X
 1 X
 0 0



Assignment :- Produce 3-bit gray code counter.

State-Diagram:

Eg:- (3) Using T flip-flop, design a synchronous counter through states 0, 3, S, 7, 0...

Soln:-

State-diagram:-



state-table:-

Present - State

Q_3	Q_2	Q_1
0	0	0
0	1	1
1	0	1
1	1	1

Next - State

Q_3	Q_2	Q_1
0	1	1
1	0	1
1	1	1
0	0	0

F/F Inputs

T_3	T_2	T_1
0	1	1
1	1	0
0	1	0
1	1	1

For T_3

Q_3	Q_2	Q_1
0	X	1
1	0	X

$$T_3 = Q_2$$

For T_2 :-

1	X	1	Y
X	1	1	X


$$T_2 = 1$$

For T_1 :-

Q_3	Q_2	Q_1
0	X	0
1	0	X

$$T_1 = \bar{Q}_1 + Q_2 Q_3$$

Logic - Diagram :-



Let's check if it is self-starting or not.

Transition - Table:-


Ans

Present - State			F/F Inputs			Next - State		
Φ_3	Φ_2	Φ_1	T_3	T_2	T_1	Φ_3	Φ_2	Φ_1
0	0	1	0	1	0	0	01	1
0	1	0	1	1	1	1	0	1
1	0	0	0	1	1	1	1	1
1	1	0	1	1	0	0	0	1

Since, ~~invalid~~ ^{invalid} each state returns to valid-state in less than or equal to two clock-pulses.

Hence, It is self-starting synchronous counter.

Eg:- States: 0, 3, 5, 6, 0, ...



State - Table:-

Present - State			Next			F/F Inputs		
Φ_3	Φ_2	Φ_1	Φ_3	Φ_2	Φ_1	T_3	T_2	T_1
0	0	0	0	1	1	0	1	1
0	1	1	1	0	1	1	1	0
1	0	1	1	1	0	0	1	1
1	1	0	0	0	0	1	1	0

For T_1 :-

Φ_3	Φ_2	Φ_1	00	01	11	10
0	1	X	1	X	0	X
1	X	1	X	1	X	0

$$T_{\Phi_1} = \overline{\Phi_2}$$

For $T_3 = 1 - \Phi_3$

Φ_3	Φ_2	Φ_1	00	01	11	10
0	0	X	1	X	1	X
1	X	0	X	1	X	1


$$T_3 = \Phi_2$$

For T_2 :-

Φ_3	Φ_2	Φ_1	00	01	11	10
0	1	X	1	X	1	X
1	X	1	X	1	X	1

$$T_2 = 1$$

Logic - Diagram :-





Now, let's check now if it is self-starting :-

Present State			P/F Inputs			Next State		
Q_3	Q_2	Q_1	T_3	T_2	T_1	Q_3	Q_2	Q_1
0	0	1	0	1	1	0	1	0
0	1	0	1	1	0	1	0	0
1	0	0	0	1	1	1	1	1
1	1	1	1	1	0	0	0	1

Thus, State - Diagram:-

It is not self-starting
& in lock-out condition




Invalid & unused states.

Assignment :- How to eliminate lock-out condition.
& rectify it.

Design of Asynchronous Counter (Serial Counter)

- Can be designed using T or JK flip-flop.
- These flip-flops are used in toggle mode.
- Not clocked simultaneously.
- Output of previous flip-flop becomes input to next flip-flop, hence asynchronous.
- Inputs J & K are \neq , this acts as toggle switch & output of flip-flop is complemented.

Eg:- 4 bit ripple counter:-




CK	Q_3	Q_2	Q_1	Q_0	Count
0	0	0	0	0	0
1	0	0	0	1	1
15	1	1	1	1	15

Mod m Asynchronous Counter

- n bit asynchronous counter counts $N = 2^n$ clock pulses.
- Reset terminal is used.
- A combinational circuit is designed such that all the flip-flops are reset after count m .

Block diagram :-



Procedure to design :-

- Min. no. of flip-flops required ($m : m \leq 2^n$).
- Prepare the sequence.
- Draw truth table with output of combinational circuit (Y) such that $Y=1$ for valid states & $Y=0$ for 1st invalid state.

Eg:- Mod 4 ripple counter using JK flip flops

(1) $m < 2^n$, $4 < 2^n \Rightarrow n = 3$

(2) Design a combⁿ circuit with output Y such that all J/F's are cleared after 4 clock pulses,


(3) $Y=1$ for count 0-3 & $Y=0$ for count = 4.

Clock	J/F States			Output
	Q_2	Q_1	Q_0	Y
0	0	0	0	1
1	0	0	1	1
2	0	1	0	1
3	0	1	1	1
4	1	0	0	0
5	1	0	01	0X
6	1	1	0	0X
7	1	1	1	0X

Q_2	Q_1	Q_0	00	01	11	10
0	1	1	1	1	1	1
1	0	X	X	X	X	X

$$Y = \overline{Q}_2$$

14)



- # Design a mod 9 ripple counter using T flip-flops.
- (1) $10 \leq g < 2^n \Rightarrow n = 4$,
 - (2) $Y = 1$ for $0 - 8$ & $Y = 0$ for 9 .

Clock	F/F States	Output.
	$Q_3 \quad Q_2 \quad Q_1 \quad Q_0$	

0	0 0 0 0	1
---	---------	---

1	0 0 0 1	1
---	---------	---

2	0 0 1 0	1
---	---------	---

3	0 0 1 1	1
---	---------	---

4	0 1 0 0	1
---	---------	---

5	0 1 0 1	1
---	---------	---

6	0 1 1 0	1
---	---------	---

7	0 1 1 1	1
---	---------	---

8	1 0 0 0	1
---	---------	---

9	1 0 0 1	0
---	---------	---

10		X
----	--	---


11		X
----	--	---

12		1
----	--	---

13		1
----	--	---

14		1
----	--	---

15		X
----	--	---




$$Y = \overline{Q}_3 + \overline{Q}_2 \overline{Q}_0$$


$$= \overline{Q}_3 \cdot \overline{Q}_0$$

(5)

Using JK



Using T :-



↑


It can also be designed by taking \bar{Q}_3 & \bar{Q}_0 in an OR gate.

Synthesis of synchronous Sequential Circuits.

Steps are:-

- Form description of the problem through state table/diagram.
 - If possible, reduce states,
 - Make state assignment & derive transition table,
 - Select type & no. of memories,
 - Use K-map to obtain simplified f/f inputs
 - Draw logic on circuits.
- Serial binary adder,
Sequence generator
Sequencer

Design of serial binary adder,



- State A represents the state where previously gen. carry is 0 & B represents the state when prev. gen. carry is 1.
- Inputs will be x_1 & x_2 , 8 states will be A & B

Cases:-

(I) When the machine is in state A
(Carry from prev. adder is 0)

(i) When $x_1 = 0, x_2 = 0$

Sum = 0 ; output = 0

Carry = 0.

(ii) When $x_1 = 0, x_2 = 1$

Sum = 1 ; output = 1

Carry = 0

(iii) When $x_1 = 1, x_2 = 0$

Sum = 1 ; output = 1

Carry = 0

(iv) When $x_1 = 1, x_2 = 1$

Sum = 0, output = 0

Carry = 1

(II) When the machine is in state B ! - (Carry = 1)

(i) When $x_1 = 0, x_2 = 0$, then

Sum = 1, O/p = 1, Carry = 0, (transition to state A)

(C)

(ii) When $x_1 = 0, x_2 = 1$, then


Sum = 0, O/p = 0, Carry = 1. (B)

(iii) When $x_1 = 1, x_2 = 0$, then

Sum = 0/p = 0, Carry = 1 (remain in B)

(iv) When $x_1 = 1, x_2 = 1$, then


Sum = 0/p = 1, Carry = 1 (remain in B)




State - Table

Present - state (y)	Inputs x_1 , x_2	Next - state (y)	Output z	Input to D flip-flop D
0	0 0	0	0	0
0	0 1	0	1	0
0	1 0	0	1	0
0	1 1	1	0	1
1	0 0	0	1	0
1	0 1	1	0	1
1	1 0	1	0	1
1	1 1	1	1	1

Using K-Map :-




$$\begin{aligned} z &= (\bar{y} \oplus x_1)x_2 + \bar{y}(x_1 \oplus x_2) + y(\bar{x}_1 \oplus x_2) \\ &= y \oplus x_1 \oplus x_2 \end{aligned}$$



$$\begin{aligned} D &= x_1x_2 + y\bar{x}_2 + yx_1 \\ &= x_1x_2 + y(x_1 + x_2) \\ &= \underline{\underline{y(x_1 + x_2)}} \end{aligned}$$


Logic - Diagram:-



Sequence - Generator :-

- Sequential circuit to generate desired sequence of bits in synchronous with a clock.
- Also called pulse generator, in which a particular repetitive series of pulses are generated.

Block-diagram :



- (1) min. no. of flip-flops (n) : Max $(c_0, c_1) \leq 2^{n-1}$
where,
 c_0 : no. of zeroes in ~~the~~ sequence
 c_1 : no. of ones in ~~the~~ sequence

(2) Draw state-table :-

- Starting from LSB to the output, assign the desired sequence of the flip-flops,
- Assign output of flip-flops 0 or 1, such that all states are different.

(3) Draw - state - diagram,

Eg:- Design sequence gen. using 5 flip flops to generate sequence : 101100110,
solution :

$$(1) \max(c_0, c_1) \leq 2^{n-1}$$

$$\max(4, 5) \leq 2^{n-1}$$


$$\Rightarrow 5 \leq 2^{n-1}$$

$$\Rightarrow \boxed{n=4}$$

(2) State - Table to generate 101100110 :-

Present state

Q_3	Q_2	Q_1	Q_0	State
0	0	0	0	0
0	0	1	1	3
0	0	0	1	1
0	1	0	0	4
0	1	1	0	6
0	1	1	1	7
1	0	0	1	9
1	0	0	0	8
0	1	0	1	5



Assigned randomly
such that all states are
unique.

Final State - Table

Present - state				Next - state				Inputs to F/F			
Q_3	Q_2	Q_1	Q_0	Q_3	Q_2	Q_1	Q_0	D_3	D_2	D_1	D_0
0	0	0	0	0	0	1	1	0	0	1	1
0	0	1	1	0	0	0	1	0	0	0	1
0	0	0	1	0	1	0	0	0	1	0	0
0	1	0	0	0	1	1	0	0	1	1	0
0	1	1	0	0	1	1	1	0	1	1	1
0	1	0	1	1	0	0	1	1	0	0	1
1	0	0	1	1	0	0	0	1	0	0	0
1	0	0	0	0	1	0	1	0	1	0	1
0	1	0	1	0	0	0	0	0	0	0	0

For D_3 :-

$Q_3 Q_2$	00	01	11	10
00	0 0 0 X			
01	0 0 1 0			
11	X X X X			
10	0 1 X X			


$$\therefore D_3 = Q_2 Q_1 Q_0 + Q_3 Q_0$$

For D_2 :-

$Q_3 Q_2$	00	01	11	10
00	0 1 0 X			
01	1 0 0 1			
11	X X X X			
10	1 0 X X			


$$D_2 = Q_2 \bar{Q}_0 + Q_3 \bar{Q}_0 + \bar{Q}_3 \bar{Q}_2 \bar{Q}_1 Q_0$$

For D_1 :-



$$D_1 = \overline{\Phi}_3 \overline{\Phi}_2$$

For D_0 :-



$$D_0 = \Phi_1 + \overline{\Phi}_3 \overline{\Phi}_2$$

→ Draw logic - Diagram

Eg:- Design a sequence generator using JK : 11001011

Solution:-


$$(1) \max(C_0, C_1) \leq 2^{n-1} \Rightarrow \max(3, s) \leq 2^{n-1} \Rightarrow n=4$$

	Φ_3	Φ_2	Φ_1	Φ_0	state
	0	0	0	1	1
	0	0	1	1	3
	0	0	0	0	0
	0	1	0	1	5
	0	1	0	0	4
	0	0	1	0	2
	0	1	1	1	7
	1	0	0	1	9

(2) Elaborated State - Table:

	Present - State				Next-state			
	Φ_3	Φ_2	Φ_1	Φ_0	Φ_3	Φ_2	Φ_1	Φ_0
1	0	0	0	1	0	0	1	1
3	0	0	1	1	0	0	0	0
0	0	0	0	0	0	1	0	1
5	0	1	0	1	0	1	0	0
4	0	1	0	0	0	0	1	0
2	0	0	1	0	0	1	1	1
7	0	1	1	1	1	0	0	1
9	1	0	0	1	0	0	0	1

State - Diagram :-



F/F Inputs

	J_3, K_3	J_2, K_2	J_1, K_1	J_0, K_0
0	x	x	1	0
1	x	x	1	1
2	x	x	0	x
3	x	x	1	1
4	x	x	1	0
5	x	x	0	x
6	x	x	1	1
7	x	x	1	0
8	x	x	0	x
9	x	x	1	0

For $J_3 :-$

$\Phi_3 \Phi_2$	00	01	11	10
00	0	0	0	0
01	0	0	1	X
11	X	X	X	X
10	X	X	X	X

$$J_3 = \Phi_2 \Phi_1$$

for $K_3 :-$

$\Phi_3 \Phi_2$	00	01	11	10
00	X	X	X	X
01	1	0	1	X
11	X	X	X	X
10	X	X	X	X

$$K_3 = \overline{\Phi}_0 + \Phi_1$$

for $K_2 :-$

$\Phi_3 \Phi_2$	00	01	11	10
00	X	X	1	0
01	X	X	1	X
11	X	X	1	X
10	X	X	X	X

$$K_2 = \Phi_0$$

For $K_3 :-$

$\Phi_3 \Phi_2$	00	01	11	10
00	X	X	X	X
01	X	X	X	X
11	X	X	X	X
10	X	X	X	X

$$K_3 = 1$$

For $J_2 :-$

For $J_2 :-$

$\Phi_3 \Phi_2$	00	01	11	10
00	1	0	0	1
01	X	X	X	X
11	X	X	X	X
10	X	0	X	X

$$J_2 = \overline{\Phi}_0$$

$\Phi_3 \Phi_2$	00	01	11	10
00	0	1	X	X
01	1	0	X	X
11	X	X	X	X
10	X	0	X	X

$$J_1 = \Phi_2 \overline{\Phi}_0 + \overline{\Phi}_3 \overline{\Phi}_2 \Phi_0$$

For $J_0 :-$

For $K_0 :-$

$\Phi_3 \Phi_2$	00	01	11	10
00	1	X	X	1
01	0	X	X	X
11	X	X	X	X
10	X	X	X	X


$$J_0 = \overline{\Phi}_2$$

$\Phi_3 \Phi_2$	00	01	11	10
00	X	0	1	X
01	X	1	0	X
11	X	X	X	X
10	X	0	X	X

$$K_0 = \overline{\Phi}_2 \Phi_1 + \Phi_2 \overline{\Phi}_1$$

$$= \Phi_2 \oplus \Phi_1$$

Logic-Diagram:-



Sequence - detector



Eg:- Design detector to detect sequence 1010 & overlapping is permitted. Assume the input sequence 01101010 & corresponding output sequence is:
00000101

Solution:-

No. of bits in sequence = 4 (1010)

So, No. of states = 4 (say A, B, C, D)

(i) Present - state is A :-

If input is 0 \Rightarrow remain in state A & output 0,

If input is 1 $\xrightarrow{1/0}$ B

(ii) Present - state is B :- (Previous state was 1)

If input is 0, $\xrightarrow{0/0}$ C

If ~~input~~ is 1, $\xrightarrow{1/0}$ A (possible when overlapping is not permitted).

B $\xrightarrow{1/0}$ B (If overlapping is permitted),

(iii) Present - state is C :- (previous 2 states are 10)

If input is 0 $\xrightarrow{0/0}$ B (Overlapping ~~is~~ permitted)

C $\xrightarrow{0/0}$ A (Overlapping not permitted)

If input is 1 $\xrightarrow{1/0}$ D


(n) If present-state is D, (Previous bits are 1 0 1)

If input is 0, $D \xrightarrow{0/1} C$ [Overlapping ✓]

$D \xrightarrow{0/1} A$ [Overlapping ✗]

If input is 1,

$D \xrightarrow{1/0} C$



Present - State

Input	Output	Next State
$d_1(d_2)$	(z)	y_1, y_2

Inputs of F/F


D_1, D_2

0 0	0
0 0	1
0 1	0
0 1	1
1 0	0
1 0	1
1 1	0
1 1	1

→ Shift - Register ←

- A register capable of shifting its binary information in one or both direction is called shift register.
- All clock-pulses receive common-clock-pulse which activates shift registers from one stage to other.

Eg:-



Take: SI : 1010

clk $\Phi_3 \quad \Phi_2 \quad \Phi_1 \quad \Phi_0$

0	0	0	0
1	1	0	0
2	0	1	0
3	1	0	1
4	1	0	0

→ 4 clock-pulse for reading.

For reading (after getting debiced SI in ~~out~~ & O/P)

clk $\Phi_3 \quad \Phi_2 \quad \Phi_1 \quad \Phi_0$ O/P

0	1	0	1	0
1	0	1	0	1
2	0	0	1	0
3	0	0	0	1
4	0	0	0	0

→ 4 clock pulse for reading.

- Types :-


- Serial - in , serial - out
- Serial - in , parallel - out .
- Parallel - in , ~~parallel~~ serial - out
- Parallel - in , parallel out .

- Bidirectional Shift Registers .

- Special ^{Shift Counters} :-

- Ring - Counters
- Johnson - Counters

(a) Serial - in , serial out :-



For Rest , see slides .

~~# Shift register counters :-~~


→ Ring - Counter (basic / simple)

→ Johnson Counter (twisted ring / switch tail)


10

Ring - Counter

3 bit synchronous ring - counter using D f/Fs ."



After clk	Q_1	Q_2	Q_3
0	1	0	0
1	0	1	0
2	0	0	1
3	1	0	0



∴ It is a mod-3 counter [\therefore No. of states = 3]

Note:-

In Ring counter, ~~3 FFs~~ \Rightarrow States = 3
mod = 3


In Binary counter, 3 FFs \Rightarrow States = 8
mod = 8

* mod-n ring counter requires n flip-flops connected in a feedback way. So, A ring counter requires more flip-flops than binary counter of same modulus (i.e., mod-n).


* But, Ring - Counter is self-decoding. Hence, it is used widely.

Eg:- 4 bit synchronous ring - counter using -&
find modulus

Solution:-




After clk	Q_1	Q_2	Q_3	Q_4
0	1	0	0	0
1	0	1	0	0
2	0	0	1	0
3	0	0	0	1
4	1	0	0	0



∴ It is mod-4 counter,

Johnsonn - Counter ,

Eg:- 4 bit Johnson Counter using D F/Fs .



After
CLK $Q_1 \quad Q_2 \quad Q_3 \quad Q_4$

0 0 0 0 0

1 1 0 0 0

2 1 1 0 0

3 1 1 1 0

4 1 1 1 1


5 0 1 1 1

6 0 0 1 1

7 0 0 0 1

8 0 0 0 0

* A n flip-flop Johnsonn counter have ' 2^n ' no. of unique states & it can count up to 2^n no. of pulses.
→ So, It is mod(2^n) counter.



Comparison b/w Binary, Ring & Johnson - counters:-

→ No. of Flip-Flops:- Binary < Johnsonn < Ring.

→ Decoding Circuit:- Ring < Johnsonn < Binary.
(Self-decoding)